HDLC Channel Context Switching for Multi-Channel Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional HDLC controllers impose limitations on the number of simultaneous HDLC channels that can be processed, restricting the ability to terminate and manage multiple logical HDLC connections efficiently.

Innovation Solution

A single network processing engine or coprocessor uses stored state information to switch between HDLC channels, allowing for the simultaneous processing of multiple channels by retrieving and updating channel context information, including frame status, FCS values, and residue counts, enabling efficient encapsulation and de-encapsulation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If conventional HDLC controllers are used to process multiple HDLC channels simultaneously, then the number of channels that can be processed is limited, but the device complexity and cost increase if multiple separate controllers are used

Engineering Contradiction:
Improvenumber of HDLC channels processedVSAvoiddevice complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

A single HDLC coprocessor is designed to perform multiple functions by processing multiple HDLC channels sequentially. The coprocessor can be configured to handle different channels by loading appropriate channel context information, making one device capable of replacing multiple dedicated controllers.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system dynamically switches between different HDLC channels by loading and storing channel context information in memory. This allows the coprocessor to change its operational state between channels, enabling flexible multi-channel processing without requiring dedicated hardware for each channel.

Inventive Principle:
Principle #15Dynamics

2Productivity

If a single coprocessor processes multiple HDLC channels by switching between them, then resource utilization improves, but data loss may occur during channel switching

Engineering Contradiction:
Improveresource utilizationVSAvoiddata loss during switching
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

Before switching from one channel to another, the system performs preliminary actions by saving the current channel's context information to memory. This ensures that no data processing state is lost during the transition, allowing the channel to be resumed accurately later.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system uses feedback mechanisms to verify that channel context information is properly saved and restored during switching. This ensures data integrity by confirming that the channel state is correctly maintained across switches, preventing data loss.

Inventive Principle:
Principle #23Feedback

3Productivity

If channel context information is stored and retrieved during switching, then channel switching efficiency improves, but memory access time increases

Engineering Contradiction:
Improvechannel switching efficiencyVSAvoidmemory access time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

Channel context information is segmented into distinct memory locations or memory banks, allowing for organized storage and retrieval. This segmentation enables efficient access patterns where frequently switched channels can be quickly located and loaded without scanning through entire memory spaces.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS7317737B2Systems and methods for using HDLC channel context to simultaneously process multiple HDLC channels
Publication Date: 2008.01.08 MICRON TECHNOLOGY INC
  • US7317737B2 patent drawing
  • US7317737B2 patent drawing
  • US7317737B2 patent drawing

AI summary

Systems and methods are disclosed for using High-level Data Link Control (HDLC) channel context information to simultaneously process multiple HDLC channels. Preferred embodiments of the present invention enable a single network processing engine to process multiple HDLC channels. The current state of the HDLC channel can be evaluated, stored, and restored, which means that the processing of a channel can be halted, the channel state read and stored, and the state of a different channel written to the processing engine. This allows the engine to begin processing a new channel, and then, at a later stage, restore the state of the original channel and resume processing.