HDM Decoder for Byte-Level RAID Access

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current RAID configurations primarily support block-level access, which can lead to data corruption or inaccuracy when bypassing the RAID controller, especially in byte-level access scenarios, particularly in RAID levels 0 and 1 configurations.

Innovation Solution

Implementing a Host-Managed Device Memory (HDM) decoder that exposes a RAID address range and manages byte-level protocol requests across storage devices, ensuring data integrity by directing requests appropriately between primary and secondary storage devices in RAID configurations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If byte-level access is enabled to storage devices in a RAID configuration, then access speed and flexibility are improved, but data integrity and accuracy deteriorate due to potential bypass of RAID controller

Engineering Contradiction:
Improveaccess speedVSAvoiddata integrity
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent introduces a decoder as an intermediary component that mediates between the byte-level access requests and the storage devices. The decoder translates byte-level addresses into appropriate storage device addresses while ensuring RAID protocols are respected, thus enabling fast byte-level access without compromising data integrity through bypass of RAID controller.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If hardware RAID implementation is used, then data integrity is improved through parity and striping, but device complexity and cost increase

Engineering Contradiction:
Improvedata integrityVSAvoidhardware complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent enables storage devices to self-manage RAID operations by incorporating a decoder within each storage device that can independently handle byte-level access requests. This self-service capability eliminates the need for complex external hardware RAID controllers, reducing overall system complexity while maintaining data integrity through embedded RAID management functionality.

Inventive Principle:
Principle #25Self-service

3Loss of time

If RAID controller is bypassed for direct storage access, then access time is reduced, but data accuracy deteriorates due to lack of RAID protocol enforcement

Engineering Contradiction:
Improveaccess timeVSAvoiddata accuracy
Core Design Contradiction:
Loss of timeVSMeasurement precision

Solution Approach 1:

The patent implements preliminary action by having the decoder pre-configure and pre-process address translations before data access occurs. The decoder establishes the mapping between byte-level addresses and storage device addresses in advance, ensuring that RAID protocols are enforced automatically during fast byte-level access without requiring post-access verification or controller intervention.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11995316B2Systems and methods for a redundant array of independent disks (RAID) using a decoder in cache coherent interconnect storage devices
Publication Date: 2024.05.28 SAMSUNG ELECTRONICS CO LTD
  • US11995316B2 patent drawing
  • US11995316B2 patent drawing
  • US11995316B2 patent drawing

AI summary

A system is disclosed. The system may include a processor that may issue a byte level protocol request including a byte address. The system may also include a first storage device and a second storage device. The first storage device and the second storage device may support a cache coherent interconnect protocol, the cache coherent interconnect protocol including a block level protocol and a byte level protocol. The first storage device and the second storage device are included in a redundant array of independent disks (RAID). The first storage device may include a first address range, and the second storage device may include a second address range. The second storage device may provide a RAID address range associated with the first address range and the second address range. A decoder associated with the second storage device may be configured to receive the request from the processor. The decoder may determine that the byte address in the RAID address range is associated with a target address range.