Header Parity Error Handling via Fabricated Dummy Data

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As computing systems become increasingly complex, existing interconnect architectures face challenges in efficiently handling header parity errors, leading to potential system crashes or data corruption, especially in high-performance environments like data centers where graceful shutdown and error containment are critical.

Innovation Solution

The implementation of a root complex with additional logic for detecting and handling header parity errors, including parity generation and checking, header fabrication to create dummy data, and error reporting mechanisms, allows for error containment and graceful system shutdown, preventing fatal errors and ensuring continued operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If traditional error handling is used for header parity errors, then the system can detect errors, but the system crashes or experiences data corruption

Engineering Contradiction:
Improvesystem reliabilityVSAvoidsystem crash and data corruption
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent converts the harmful effect of header parity errors into a beneficial error containment mechanism. By detecting the parity error and fabricating a dummy header, the system transforms what would be a fatal crash into a controlled error handling process that allows graceful shutdown, thus converting the harmful error into a protective feature.

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

Solution Approach 2:

The patent introduces an intermediary mechanism (error containment mode with dummy header fabrication) between the parity error detection and system shutdown. This intermediary layer prevents the error from directly causing a crash while enabling controlled system response, acting as a buffer that mediates between error detection and system failure.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If error containment mode is entered, then system crashes are prevented, but system performance may be impacted

Engineering Contradiction:
Improveerror containmentVSAvoidsystem performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies local quality by entering error containment mode selectively only when a parity error is detected, rather than continuously impacting system performance. The error containment mechanism is activated locally at the point of error occurrence, allowing normal operation to proceed uninterrupted for error-free transactions while providing protective handling only when needed.

Inventive Principle:
Principle #3Local quality

3Reliability

If header fabrication is performed, then illegal values are prevented, but additional processing complexity is introduced

Engineering Contradiction:
Improvedata integrityVSAvoiderror handling complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by pre-defining the dummy header values and error containment procedures before actual errors occur. The system prepares the error handling mechanism in advance, so when a parity error is detected, the fabrication process can immediately use pre-established patterns rather than requiring complex real-time decision-making, thus reducing the practical complexity burden.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS9749448B2Header parity error handling
Publication Date: 2017.08.29 INTEL CORP
  • US9749448B2 patent drawing
  • US9749448B2 patent drawing
  • US9749448B2 patent drawing

AI summary

A parity error is detected in a header, where the header is in a particular one of a plurality of queues, the header is to include a plurality of fields, and each of the queues is to correspond to a respective transaction type. Fabricated header data is generated for one or more of the plurality of fields to indicate the parity error and replace data of one or more of the plurality of fields. An error containment mode is entered based on the parity error.