HEMT Gate Layout With Inactive Blocks for ESD Robustness

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-electron-mobility transistors face reliability issues due to gate failures in both ON and OFF states, as well as susceptibility to electrostatic discharge, which existing structures fail to adequately address.

Innovation Solution

Incorporating one or more inactive blocks laterally positioned between the gate and ohmic contacts in the high-electron-mobility transistor structure, which increases Gate-Source and Gate-Drain resistance to reduce current flow and enhance robustness against electrostatic discharge.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If the gate structure is simplified for ease of manufacture, then manufacturing precision may be compromised, but gate reliability and protection against electrostatic discharge deteriorate

Engineering Contradiction:
Improvegate structure fabricationVSAvoidgate reliability
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The gate structure is segmented into multiple components: the main gate electrode, inactive blocks positioned laterally between the gate and ohmic contacts, and gate dielectric layers. This segmentation allows each component to be optimized independently - the inactive blocks can be specifically designed to increase Gate-Source and Gate-Drain resistance without complicating the overall manufacturing process

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Inactive blocks serve as intermediary elements between the gate and ohmic contacts. These blocks increase the resistance path for gate current, acting as a protective mediator that limits current flow during electrostatic discharge events while maintaining normal transistor operation

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If inactive blocks are added to increase Gate-Source and Gate-Drain resistance, then gate leakage is reduced and reliability is improved, but device complexity increases

Engineering Contradiction:
Improvegate leakage reductionVSAvoidtransistor structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The inactive blocks are merged with the existing gate structure fabrication process. They are formed using the same epitaxial growth steps and patterning processes as the main gate, allowing multiple functional elements to be created in a single manufacturing flow without significantly increasing device complexity

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The inactive blocks serve multiple functions simultaneously: they increase Gate-Source and Gate-Drain resistance to reduce gate leakage, provide protection against electrostatic discharge, and can be integrated into the standard heterojunction field effect transistor structure without requiring separate processing steps

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The added inactive blocks effectively lower gate leakage and improve the transistor's reliability by restricting gate current, while maintaining the integrity of the two-dimensional electron gas and source/drain current resistance.

Implementation Method 1

During operation, a two-dimensional electron gas is formed near an interface at the heterojunction and defines the channel of the high-electron-mobility transistor

Methodology Applied
Scientific EffectTwo-dimensional electron gas formation: Conduction (electrical)

Implementation Method 2

one or more inactive blocks laterally positioned between the gate and the ohmic contact

Methodology Applied
Scientific EffectElectrical resistance: Electrical Resistance

Data Source

PatentUS12199177B1High-electron-mobility transistors with inactive gate blocks
Publication Date: 2025.01.14 GLOBALFOUNDRIES US INC
  • US12199177B1 patent drawing
  • US12199177B1 patent drawing
  • US12199177B1 patent drawing

AI summary

Structures for a high-electron-mobility transistor and methods of forming such structures. The structure comprises a device structure including a gate and an ohmic contact, and one or more inactive blocks laterally positioned between the gate and the ohmic contact.