Hexagonal Memory Cell Layout for Dense PCRAM Integration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The challenge in increasing the capacity of non-volatile memory in semiconductor technology is the need for densely arranging memory cells without altering the positions or shapes of transistors and bit line structures, which complicates the manufacturing process and increases costs.

Innovation Solution

A semiconductor structure is designed with transistors and memory cells arranged based on specific patterns, where transistor contact structures have bottom portions aligned with the first pattern and top portions in a regular hexagon shape, and memory contact structures have bottom portions in a regular hexagon shape with top portions aligned according to a different pattern, allowing for dense memory cell arrangement without changing the positions or shapes of transistors and bit line structures.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If memory cells are densely arranged to increase capacity, then memory capacity is improved, but the positions of transistors and shapes of bit line structures must be adjusted, increasing production cost and process difficulty

Engineering Contradiction:
Improvememory capacityVSAvoidproduction process complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent transitions from conventional rectangular grid arrangements to a hexagonal lattice structure for memory cell arrangement. This dimensional geometric change allows memory cells to be densely packed in a honeycomb pattern, achieving higher capacity without requiring changes to transistor positions or bit line structure shapes, thus resolving the contradiction between capacity increase and production complexity

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The hexagonal contact structure serves multiple functions: it provides the connection interface between memory cells and bit lines, defines the dense packing geometry, and maintains compatibility with existing transistor layouts. This multi-functional design allows dense memory arrangement without requiring separate adjustment mechanisms for different components

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Quantity of substance

If memory cells are densely arranged to increase capacity, then memory capacity is improved, but production cost increases due to process difficulty

Engineering Contradiction:
Improvememory capacityVSAvoidproduction cost
Core Design Contradiction:
Quantity of substanceVSEase of manufacture

Solution Approach 1:

By adopting a hexagonal geometric arrangement instead of rectangular, the patent achieves denser memory cell packing while maintaining compatibility with standard manufacturing processes. The hexagonal contact structures can be formed using conventional photolithography and etching techniques, avoiding the need for complex process adjustments that would increase production costs

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS20230380191A1Semiconductor structure and manufacturing method thereof
Publication Date: 2023.11.23 CHANGXIN MEMORY TECH INC
  • US20230380191A1 patent drawing
  • US20230380191A1 patent drawing
  • US20230380191A1 patent drawing

AI summary

The present disclosure relates to a semiconductor structure and a manufacturing method thereof, including: a substrate; a plurality of transistors, arranged based on a first preset pattern; a plurality of transistor contact structures, corresponding to the transistors, the bottom portions of the transistor contact structures are arranged based on the first preset pattern, and top portions of which are arranged based on the shape of a regular hexagon; a plurality of memory cells, corresponding to the transistor contact structures, the memory cells are arranged based on the shape of a regular hexagon; and a plurality of memory contact structures, corresponding to the memory cells, the bottom portions of the memory contact structures are arranged based on the shape of a regular hexagon, top portions of which are arranged based on a second preset pattern, and the second preset pattern is different from the first preset pattern.