High-Frequency Amplifier Gate Layout for Balanced Finger Impedance

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The imbalance in amplification operations between the gate fingers of a high-frequency amplifier due to varying parasitic components leads to increased combined loss of high-frequency signals, reducing output power.

Innovation Solution

The high-frequency amplifier is configured with capacitors arranged at positions where impedances from each gate finger to the capacitors are equal, ensuring balanced amplification operations across all gate fingers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If capacitors are connected to the gate bus bar in a conventional high-frequency amplifier, then the drain voltage can be doubled, but the distances from respective gate fingers to the capacitor become different, causing imbalance in amplification operations and increased combined loss

Engineering Contradiction:
Improveoutput powerVSAvoidcombined loss of high-frequency signals
Core Design Contradiction:
PowerVSLoss of energy

Solution Approach 1:

The patent applies local quality by making each capacitor's distance from its associated gate finger equal, rather than having all capacitors at different distances. This equalizes the parasitic components for each gate finger, ensuring balanced amplification operations and reducing combined signal loss while maintaining the doubled output power capability

Inventive Principle:
Principle #3Local quality

2Power

If the drain voltage of the FET is increased to boost output power, then the output power increases, but the FET has a withstand voltage limit that restricts further voltage increase

Engineering Contradiction:
Improveoutput powerVSAvoidwithstand voltage
Core Design Contradiction:
PowerVSStrength

Solution Approach 1:

The patent segments the single FET into multiple parallel FETs (common-source and common-gate configurations), allowing the output power to be doubled by combining their outputs. This segmentation enables achieving doubled power without exceeding the individual FET's withstand voltage limit, as each FET operates within its safe voltage range

Inventive Principle:
Principle #1Segmentation

3Device complexity

If multiple gate fingers are bundled by a gate bus bar with a single capacitor, then the structure is simple, but the parasitic components between respective gate fingers and common-gate capacitance become different, causing amplification imbalance

Engineering Contradiction:
Improvestructure complexityVSAvoidbalance of amplification operations
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent segments the single capacitor into multiple capacitors, with each capacitor connected to the gate bus bar at a position that ensures equal distance from its associated gate finger. This segmentation maintains structural simplicity while ensuring equal parasitic components for each gate finger, thereby maintaining balanced amplification operations and improving reliability

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration reduces the imbalance between gate fingers, minimizing combined signal loss and enabling the amplifier to handle twice the drain voltage and output power compared to amplifiers with a single common-source FET.

Implementation Method 1

the capacitors are arranged at respective positions where impedances obtained by looking toward the respective capacitors from the respective gate fingers of the common-gate transistor are equal to each other

Methodology Applied
Scientific EffectImpedance: Electrical Resistance

Data Source

PatentUS12456954B2High-frequency amplifier, radio communication device, and radar device
Publication Date: 2025.10.28 MITSUBISHI ELECTRIC CORP
  • US12456954B2 patent drawing
  • US12456954B2 patent drawing
  • US12456954B2 patent drawing

AI summary

A high-frequency amplifier includes: a common-source transistor that has gate fingers, drain fingers, and source fingers, amplifies a signal applied to each of the gate fingers as a signal to be amplified, and outputs an amplified signal from each of the drain fingers; a common-gate transistor that has source fingers connected to the drain fingers of the common-source transistor, drain fingers, and gate fingers, and amplifies the amplified signal output from each of the drain fingers of the common-source transistor; a gate bus bar connected to the gate fingers of the common-gate transistor; and capacitors each having a first end connected to the gate bus bar and a second end grounded: wherein the capacitors are arranged at respective positions where impedances obtained by looking toward the respective capacitors from the respective gate fingers of the common-gate transistor are equal to each other.