Hierarchical Memory with a Virtual Warm-Page Buffer Zone

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing computing systems face inefficiencies due to repeated promoting and demoting of data between fast and slow memory tiers, leading to significant computational overhead and performance degradation from 'warm' pages with intermediate access frequencies.

Innovation Solution

Implementing an intermediate memory zone within the slow memory, which is a virtual zone, to manage data with intermediate access frequencies, reducing repeated migrations by using metadata changes to move data within this zone without physical copying, and dynamically adjusting its size based on access patterns.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data is frequently promoted and demoted between fast and slow memory tiers, then memory utilization is optimized, but computational overhead increases and performance degrades

Engineering Contradiction:
Improvememory utilizationVSAvoidcomputational overhead
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent introduces a buffer zone as an intermediary layer between fast and slow memory tiers. This buffer zone captures data during migration and allows completion of ongoing memory operations before finalizing the migration. By using this intermediary buffer, the system avoids the overhead of repeated full migrations while maintaining optimized memory utilization, as data can be staged in the buffer without immediately triggering costly migration operations.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If data migration between memory tiers is performed immediately, then memory hierarchy efficiency is improved, but system performance degrades due to operation interruptions

Engineering Contradiction:
Improvememory hierarchy efficiencyVSAvoidoperation interruption time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent implements a buffer zone that acts as a cushioning mechanism before data migration is finalized. When data is identified for migration, it is first placed in the buffer zone rather than immediately moved to the target memory tier. This allows ongoing memory operations to complete without interruption, and only after these operations finish does the system proceed with the actual migration from the buffer zone, thereby cushioning the performance impact.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

3Loss of energy

If an intermediate memory zone is introduced to reduce migration frequency, then computational overhead is reduced, but memory system complexity increases

Engineering Contradiction:
Improvecomputational overheadVSAvoidmemory system complexity
Core Design Contradiction:
Loss of energyVSDevice complexity

Solution Approach 1:

The patent implements the buffer zone as a virtual copy mechanism within the existing memory address space. Rather than adding a completely separate physical memory structure, the system creates a virtual buffer zone that can be allocated from available memory resources. This virtual copying approach reduces the complexity increase compared to adding entirely new hardware structures, as it leverages existing memory management capabilities to create the intermediate zone.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS20260086953A1Hierarchical memory system
Publication Date: 2026.03.26 SAMSUNG ELECTRONICS CO LTD
  • US20260086953A1 patent drawing
  • US20260086953A1 patent drawing
  • US20260086953A1 patent drawing

AI summary

A hierarchical memory system and method. In some embodiments, the method includes: demoting a first page of data from a fast memory to a slow memory; promoting the first page of data from the slow memory to an intermediate memory zone; and promoting the first page of data from the intermediate memory zone to the fast memory, wherein the intermediate memory zone includes a virtual zone within the slow memory.