Host Memory Buffer Read Scheduling With Error Recovery
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing storage devices experience performance degradation due to latency when accessing host memory buffers, leading to unreliable data transmission.
Innovation Solution
The storage device transmits multiple read requests to the host memory buffer regardless of immediate responses, records the corresponding addresses, and checks for errors, recovering damaged data using the recorded addresses to ensure reliability and speed up data processing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the storage device waits for responses from the host memory buffer before transmitting subsequent read requests, then data reliability is improved, but performance degradation occurs due to latency
Solution Approach 1:
The storage controller transmits multiple read requests to the host memory buffer in advance without waiting for previous responses, performing preliminary actions to eliminate idle waiting time and improve data processing speed while maintaining reliability through subsequent error checking
Solution Approach 2:
The storage controller implements error checking on received data and uses feedback mechanisms to identify and handle erroneous reads, ensuring data reliability while allowing continuous transmission of read requests to maintain high performance
2Productivity
If the storage device transmits multiple read requests without waiting for responses, then data processing speed is improved, but data reliability deteriorates due to potential errors
Solution Approach 1:
The storage controller performs preliminary error checking on received data and identifies erroneous reads early, allowing continuous transmission of read requests to maintain high data processing speed while ensuring reliability through proactive error detection and handling
Solution Approach 2:
The storage controller implements feedback mechanisms where error checking results influence subsequent read operations, allowing the system to maintain high throughput by quickly identifying and correcting errors without stalling the overall data processing pipeline
3Reliability
If the storage device performs error checking and data recovery operations, then data reliability is improved, but performance degradation occurs due to additional processing time
Solution Approach 1:
The storage controller performs error checking selectively on critical data and implements data recovery only when necessary, applying partial action to essential operations to maintain high overall data processing speed while ensuring reliability where it matters most
Solution Approach 2:
The storage controller implements self-service error handling mechanisms that automatically detect and correct errors without requiring extensive external intervention or manual recovery processes, improving data reliability while minimizing the performance overhead associated with error management
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A method of operating a storage device using a host memory buffer of a host includes: recording information on HMB addresses on the host memory buffer, respectively corresponding to a plurality of read requests for the host memory buffer, in an address information table when the plurality of read requests are required; transmitting the plurality of read requests to the host memory buffer, regardless of a response of the host memory buffer; receiving a plurality of pieces of read data, respectively corresponding to the plurality of read requests, from the host memory buffer; detecting an error of each of the plurality of pieces of read data; and updating the address information table based on a result of the error detection.