Holdover Clock Synchronization Using Frequency Drift Prediction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing holdover mode technologies in mobile networks fail to maintain synchronization accuracy within 1500 nanoseconds for extended periods, especially in advanced applications like 5G MIMO, when time synchronization sources fail or become abnormal.

Innovation Solution

A holdover mode device comprising a digital PLL, measurement and adjustment module, and adjustable oscillator that uses a frequency difference prediction model to adjust the reference clock based on buffered frequency differences, ensuring the time difference between the output clock and synchronization source remains within 1500 nanoseconds even during extended holdover periods.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If traditional holdover mode is used with standard oscillator drift compensation, then basic synchronization is maintained for short periods, but synchronization accuracy exceeds 1500 nanoseconds within 4-24 hours for advanced applications

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidholdover time
Core Design Contradiction:
ReliabilityVSDuration of action of moving object

Solution Approach 1:

The system performs preliminary actions by continuously measuring and storing frequency difference data between the time synchronization source and reference clock during normal operation. This historical data is buffered and used to build prediction models before the actual holdover mode is needed, enabling accurate drift compensation during extended holdover periods without real-time synchronization input.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The measurement and adjustment module implements a feedback mechanism by continuously monitoring the frequency difference between the output clock and reference clock, comparing it against predicted values, and generating adjustment signals to correct deviations. This closed-loop feedback system maintains synchronization accuracy within 1500 nanoseconds even during extended holdover periods by dynamically compensating for oscillator drift based on historical patterns.

Inventive Principle:
Principle #23Feedback

2Duration of action of moving object

If frequency prediction model is implemented using historical data, then extended holdover accuracy is achieved, but device complexity increases

Engineering Contradiction:
Improveholdover timeVSAvoidsystem complexity
Core Design Contradiction:
Duration of action of moving objectVSDevice complexity

Solution Approach 1:

The measurement and adjustment module serves multiple functions: it measures frequency differences during normal operation, buffers historical data for analysis, builds prediction models, generates adjustment signals during holdover mode, and validates synchronization accuracy. This multi-functional design avoids adding separate dedicated components for each function, thereby extending holdover capability while limiting the increase in device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system performs self-service by using its own historical operational data to build prediction models that automatically compensate for its own oscillator drift characteristics. The measurement and adjustment module autonomously analyzes past performance patterns and applies corrections without requiring external calibration or intervention, reducing the need for additional complex external systems.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS20250317231A1Holdover mode device
Publication Date: 2025.10.09 FIBER LOGIC COMM
  • US20250317231A1 patent drawing
  • US20250317231A1 patent drawing
  • US20250317231A1 patent drawing

AI summary

A holdover mode device is illustrated. When a time synchronization source is not abnormal, a digital PLL uses a time synchronization source as its input clock, and a measurement and adjustment module calculates a variation of a frequency difference between the time synchronization source and a reference clock output by an adjustable oscillator, and builds a frequency difference prediction model according to the variation of the frequency difference. When the time synchronization source is abnormal, the digital PLL uses a buffered time synchronization source as its input clock, and the measurement and adjustment module uses the frequency difference prediction model to calculate a predicted variation of the frequency difference according to buffered frequency difference values, and generates an adjustment signal for adjusting the reference clock according to the predicted variation of the frequency difference.