Hardware Circuit for Faulty Holdup Capacitor Detection in SSDs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Enterprise SSDs face data loss and functionality issues due to capacitor failures in power loss protection systems, where frequent firmware health checks consume excessive CPU bandwidth, impacting throughput and delaying detection of faulty capacitors.

Innovation Solution

Implementing a hardware circuit within the data storage device to detect and isolate faulty hold-up capacitors independently of firmware intervention, using sensing circuits, comparator circuits, and switch circuits to identify short-circuit failures and isolate capacitors without software or periodic commands.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If firmware health checks are used to detect capacitor failures, then detection capability is provided, but CPU bandwidth is excessively consumed and detection delay occurs

Engineering Contradiction:
Improvecapacitor failure detectionVSAvoidCPU throughput
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The detection function is segmented from the firmware/CPU and assigned to a dedicated hardware circuit. The hardware circuit independently monitors capacitor health parameters (voltage, current, temperature) without requiring CPU intervention, thus resolving the contradiction between reliable detection and CPU throughput maintenance.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A hardware intermediary circuit is introduced between the capacitor bank and the firmware system. This intermediary continuously monitors capacitor status and only communicates with the firmware when anomalies are detected, eliminating the need for frequent firmware checks and preserving CPU bandwidth.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Loss of time

If firmware checks are performed frequently to detect capacitor failures early, then detection speed improves, but system performance and throughput deteriorate

Engineering Contradiction:
Improvedetection timeVSAvoidsystem throughput
Core Design Contradiction:
Loss of timeVSProductivity

Solution Approach 1:

The hardware circuit provides continuous real-time monitoring of capacitor parameters without interruption or periodic sampling. This continuous action enables immediate detection of failures while the hardware operates independently, preventing throughput degradation that would result from frequent firmware polling.

Inventive Principle:
Principle #20Continuity of useful action

Solution Approach 2:

The hardware circuit autonomously performs detection and isolation functions without requiring firmware or CPU involvement. The circuit self-manages the monitoring task, eliminating the trade-off between detection frequency and system performance.

Inventive Principle:
Principle #25Self-service

3Reliability

If capacitor failures are not detected and isolated promptly, then system simplicity is maintained, but data loss risk and functionality issues increase

Engineering Contradiction:
Improvedata securityVSAvoidhardware circuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The hardware circuit is pre-configured with isolation switches and detection logic before deployment. When a capacitor failure is detected, the isolation mechanism is immediately activated without requiring complex runtime decision-making, thus enhancing data security while maintaining manageable circuit complexity.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The detection and isolation functions are extracted as a separate hardware module with dedicated components. This modular approach contains the complexity within a defined boundary while providing robust data protection, allowing the rest of the system to remain simple.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS11977750B2Detection and isolation of faulty holdup capacitors using hardware circuit in data storage devices
Publication Date: 2024.05.07 SANDISK TECHNOLOGIES LLC
  • US11977750B2 patent drawing
  • US11977750B2 patent drawing
  • US11977750B2 patent drawing

AI summary

Disclosed are systems and methods detecting and isolating faulty hold-up capacitors and performing corrective actions for a data storage device. A hardware circuit is coupled to a micro-controller and non-volatile memory dies. The method includes, at the hardware circuit: providing a back-up power for the non-volatile memory dies and the micro-controller; and detecting whether a hold-up capacitor of the hardware circuit is faulty and isolating the hold-up capacitor in accordance with a detection that the hold-up capacitor is faulty. The method also includes, at the micro-controller: obtaining a status of an interface coupled to the hardware circuit; determining a status of the hardware circuit based on the status of the interface; and performing a corrective action for the data storage device in accordance with a determination that the status of hardware circuit corresponds to one or more faulty hold-up capacitors.