Hollowed Common Electrode Reduces Parasitic Capacitance in ADS Array Substrates
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing ADS mode liquid crystal display technology has high power consumption due to excessive load on data lines, primarily caused by significant capacitance between the data line and the common electrode.
Innovation Solution
An array substrate design featuring a strip-like common electrode with a hollowed-out region over the data line and an insulating layer between the common and pixel electrodes, reducing parasitic capacitance and power consumption while maintaining pixel transmittance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Illumination intensity
If a common electrode covers above the data line to suppress interference, then pixel transmittance is improved, but parasitic capacitance between data line and common electrode increases, causing power consumption to increase
Solution Approach 1:
The patent extracts the harmful portion of the common electrode by creating a hollowed-out region directly above the data line. This removes the source of parasitic capacitance while preserving the electrode's ability to suppress data line interference in other critical areas, thus reducing power consumption without significantly compromising pixel transmittance
Solution Approach 2:
The common electrode is designed with non-uniform structure: it maintains full coverage in regions where interference suppression is critical for transmittance, but creates a hollowed-out region above the data line where parasitic capacitance would be harmful. This local differentiation optimizes both transmittance and power consumption by applying different electrode configurations in different spatial zones
2Illumination intensity
If a strip-like common electrode covers the data line to improve transmittance, then light leakage is suppressed, but the load on data line increases significantly
Solution Approach 1:
The patent extracts the harmful portion of the common electrode by creating a hollowed-out region directly above the data line. This removes the source of parasitic capacitance while preserving the electrode's ability to suppress data line interference in other critical areas, thus reducing power consumption without significantly compromising pixel transmittance
Solution Approach 2:
The common electrode is designed with non-uniform structure: it maintains full coverage in regions where interference suppression is critical for transmittance, but creates a hollowed-out region above the data line where parasitic capacitance would be harmful. This local differentiation optimizes both transmittance and power consumption by applying different electrode configurations in different spatial zones
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design significantly reduces the load on data lines and overall power consumption of the liquid crystal panel without affecting pixel transmittance, enhancing the efficiency and performance of the display device.
Implementation Method 1
an insulating layer, disposed between the common electrode and the pixel electrode as well as between the common electrode and the data line
Implementation Method 2
a region of the first common electrode corresponding to the data line is hollowed out... the capacitance between the data line and the common electrode covering thereon occupies the largest proportion with respect to the power consumption
Implementation Method 3
forming a multi-dimensional electric field with an electric field generated from edges of slit-electrodes in the same plane and an electric field generated between a slit-electrode layer and a plate-electrode layer, enables liquid crystal molecules in all orientations between the slit-electrodes and directly above the electrodes within a liquid crystal cell to rotate
Data Source
AI summary
Embodiments of the present invention provide an array substrate, comprising: a base substrate; a gate line and a data line formed on the base substrate, the gate line and the data line crossing with each other to define a pixel region; a thin film transistor and a pixel electrode, disposed in the pixel region; a strip-like common electrode, disposed above the pixel electrode and the data line, the common electrode comprising a first common electrode which covers above the data line and has a width greater than that of the data line; and a second common electrode, disposed above the pixel electrode; an insulating layer, disposed between the common electrode and the pixel electrode as well as between the common electrode and the data line, wherein a region of the first common electrode corresponding to the data line is hollowed out.


