Host Cache Segmentation for Hot Data Prioritization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data processing systems face challenges in efficiently and stably processing data between hosts and memory systems, particularly in identifying and managing 'hot' data for optimized access and storage.

Innovation Solution

A data processing system that includes a host device with a cache using the LRU algorithm and a list cache to identify and prioritize 'hot' data, and a memory system that processes data based on grade information within the cache and memory blocks, ensuring efficient read/write operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If data is stored in memory blocks without caching, then storage capacity is maximized, but data access speed decreases

Engineering Contradiction:
Improvedata access speedVSAvoidmemory system structure
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The memory system is segmented into multiple caches (host cache with first segments, list cache with second segments, and memory cache with third segments) that are divided by function and data type. This segmentation allows different access paths for different data, improving speed while maintaining manageable complexity through modular design.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Data is pre-loaded into cache memory blocks before actual access requests occur. The system proactively identifies and caches frequently accessed data (hot data) in advance, so when access requests come, the data is already available in fast cache memory, significantly improving access speed.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If all data is treated equally without prioritization, then system simplicity is maintained, but data processing efficiency decreases

Engineering Contradiction:
Improvedata processing efficiencyVSAvoiddata management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

Different quality levels of service are provided to different data based on their characteristics. Hot data (frequently accessed) receives priority handling with dedicated cache segments and faster access paths, while cold data uses standard memory block access. This local differentiation of data treatment improves overall processing efficiency.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system changes the parameter of data prioritization by introducing grade information that categorizes data into hot and cold based on access patterns. This parameter change enables the system to dynamically adjust access strategies, placing high-priority data in faster cache memory and low-priority data in standard memory blocks.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If hot data is identified and cached, then data access speed improves, but system complexity increases

Engineering Contradiction:
Improvedata access stabilityVSAvoidcache management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The system implements self-service mechanisms where the cache automatically identifies hot data through access pattern monitoring and automatically manages its own content. The host cache, list cache, and memory cache work autonomously to detect frequently accessed data and relocate it to appropriate cache segments, reducing the need for complex external management while improving reliability.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The system uses feedback from access patterns to continuously optimize cache content. By monitoring which data is accessed most frequently and adjusting cache placement accordingly, the system creates a self-optimizing mechanism that improves data access stability while managing complexity through adaptive rather than static rules.

Inventive Principle:
Principle #23Feedback

4Speed

If data is stored in cache memory, then data access speed increases, but storage capacity decreases

Engineering Contradiction:
Improvedata access speedVSAvoidstorage capacity
Core Design Contradiction:
SpeedVSQuantity of substance

Solution Approach 1:

The system adds a temporal dimension to storage by implementing a hierarchical cache structure with multiple levels (host cache, list cache, memory cache). Data can exist in different cache dimensions simultaneously, with frequently accessed data in faster upper dimensions and less frequently accessed data in larger lower dimensions, effectively expanding total storage capacity while maintaining fast access for critical data.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS9652380B2Data processing system and operating method thereof
Publication Date: 2017.05.16 MIMIRIP LLC
  • US9652380B2 patent drawing
  • US9652380B2 patent drawing
  • US9652380B2 patent drawing

AI summary

A data processing system includes a host device configured to transmit a read/write command which includes data information of data corresponding to a data request received from a host, and a memory system including memory blocks and a cache in which the data are stored, and configured to receive the read/write command from the host device, check the data information, and process the data in the memory blocks or the cache based on the data information.