Host Device Command Processing for Flash Memory Testing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional host device architectures are unable to quickly transmit a large number of commands to flash memory controllers, limiting the effectiveness of testing the performance and limits of these controllers when processing multiple commands.

Innovation Solution

A command processing method that allows the host device to configure multiple transport request descriptors and command descriptors in memory, enabling the sequential and repeated selection and modification of transport request descriptors to send commands to the flash memory controller, thereby efficiently processing a large number of commands.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the host device uses conventional software architecture to transmit commands to the flash memory controller, then the system maintains simplicity and ease of operation, but the command transmission speed is insufficient and cannot effectively test the performance limits of the flash memory controller

Engineering Contradiction:
Improvecommand transmission speedVSAvoidsoftware architecture complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The command transmission process is segmented into distinct components: transport request descriptors (UTRDs) for transmission control and command descriptors (UCDs) for command storage. This segmentation allows the host device to prepare multiple commands in advance while maintaining a clear separation between transmission management and command execution, thereby increasing transmission speed without excessive complexity

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The host device performs preliminary actions by pre-configuring multiple transport request descriptors and pre-writing multiple command descriptors into memory before actual command transmission begins. This allows the flash memory controller to receive a continuous stream of commands without waiting for each command to be individually prepared, significantly improving transmission speed

Inventive Principle:
Principle #10Preliminary action

Solution Approach 3:

Descriptor structures serve as intermediaries between the host device's command generation logic and the flash memory controller's execution logic. The transport request descriptors and command descriptors act as buffer structures that decouple the command preparation process from the transmission process, enabling faster command delivery while maintaining system manageability

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the host device transmits a large number of commands to test flash memory controller performance, then the testing comprehensiveness is improved, but the conventional architecture cannot transmit commands quickly enough to reach the controller's processing limits

Engineering Contradiction:
Improveperformance testing effectivenessVSAvoidcommand transmission throughput
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system maintains continuous useful action by keeping multiple command descriptors ready in memory and using multiple transport request descriptors to continuously fetch and transmit commands to the flash memory controller. This eliminates idle time between command transmissions and ensures the controller operates at its processing limits throughout the test duration, improving both testing effectiveness and transmission throughput

Inventive Principle:
Principle #20Continuity of useful action

Solution Approach 2:

The host device dynamically manages the descriptor pools by selectively reusing transport request descriptors that have completed their transmission cycle. When a UTRD finishes transmitting a command, it can be reconfigured with the next available command descriptor, creating a dynamic, circulating descriptor system that maximizes transmission throughput without requiring a separate descriptor for every single command

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS20250103211A1Electronic device and host device coupled to memory device
Publication Date: 2025.03.27 SILICON MOTION INC
  • US20250103211A1 patent drawing
  • US20250103211A1 patent drawing
  • US20250103211A1 patent drawing

AI summary

The present invention provides a host device coupled to a memory device, wherein the host device includes a processor, and the processor is configured to perform the steps of: (a) configuring a plurality of transport request descriptors in a memory; (b) writing a plurality of command descriptors into the memory in sequence, wherein a number of the command descriptors is greater than a number of the transport request descriptors; (c) selecting a transport request descriptor from the transport request descriptors sequentially and repeatedly, and determining a command descriptor sequentially without repetition; (d) modifying the transport request descriptor according to the command descriptor; (e) reading the transport request descriptor to send a command in the command descriptor to the memory device; and (f) determining whether a last command descriptor has been processed, if not, going back to step (c), and executing steps (c)-(f) in sequence.