Host-Memory Data Sharing with HPB Regions for Faster Reads
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face inefficiencies in data input/output operations due to limited metadata storage capabilities and randomization of data entries, leading to performance degradation.
Innovation Solution
Implementing a host memory system to manage metadata and perform data entry management, including a Host Performance Booster (HPB) and File-Based Optimization (FBO) regions to enhance data read performance by aligning data entries for sequential reading.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If data entries are stored in non-volatile memory cells with limited metadata storage, then storage capacity is increased, but address translation overhead increases and data input/output speed decreases
Solution Approach 1:
The patent divides the memory system into distinct regions: a first region for storing data entries and a second region (HPB region) for storing host performance booster data. This segmentation allows the system to separate frequently accessed metadata from general data storage, improving address translation efficiency without compromising overall storage capacity.
Solution Approach 2:
The patent introduces an intermediary structure (the HPB region) that acts as a buffer between the host and the main data storage region. This intermediary stores frequently accessed metadata and mapping information, reducing the need for repeated address translations and improving data input/output speed while maintaining large storage capacity in the non-volatile memory cells.
2Device complexity
If metadata storage capabilities are limited in the memory system, then device complexity is reduced, but address translation overhead increases
Solution Approach 1:
The patent implements preliminary action by pre-storing mapping information and metadata in the HPB region before actual data access operations. This allows the system to have mapping information readily available in the second region, eliminating the need for complex real-time address translation and reducing time loss during data operations.
3Productivity
If data entries are randomized for storage optimization, then storage efficiency is improved, but sequential reading performance deteriorates
Solution Approach 1:
The patent applies local quality by creating different storage characteristics in different regions. The first region allows randomized storage for optimization, while the second region (HPB region) maintains structured, sequential data organization. This enables the system to enjoy storage efficiency from randomization while preserving sequential reading performance in the HPB region for frequently accessed data.
Data Source
AI summary
A memory system includes a memory device and a controller. The memory device includes a plurality of memory cells. The controller is configured to select first map data entries associated with first data entries stored in a first region of the memory device that includes some of the plurality of memory cells, to exclude a second map data entry associated with second data entry sequentially read from among the first map data entries, and to transmit a remaining first map data entry to an external device.