Host Memory Map Table for Efficient Data Transfer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory systems using host memory lack efficient data transfer mechanisms, leading to suboptimal performance in storing and accessing data across multiple memory regions.

Innovation Solution

A controller is introduced that generates a host memory map table to map virtual addresses to physical addresses, enabling efficient data transfer from host memory to nonvolatile memory devices, thereby improving data access and storage operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If data is transferred from host memory to nonvolatile memory device without address mapping, then data transfer can proceed, but data access efficiency and storage performance deteriorate due to inability to efficiently manage multiple memory regions

Engineering Contradiction:
Improvedata transfer efficiencyVSAvoidmemory management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent introduces a host memory map table as an intermediary data structure that maps virtual addresses to physical addresses in host memory. This map table serves as a mediator between the controller and host memory, enabling efficient data transfer by providing direct access paths without requiring complex search operations through multiple memory regions.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The controller generates the host memory map table in advance before data transfer operations. This preliminary action organizes virtual-to-physical address mappings beforehand, allowing subsequent data transfers to proceed efficiently without performing address resolution during the actual transfer process.

Inventive Principle:
Principle #10Preliminary action

2Measurement precision

If virtual addresses are mapped to physical addresses for each data access, then data access precision improves, but processing time increases due to repeated address translation operations

Engineering Contradiction:
Improveaddress mapping precisionVSAvoidaddress translation time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The host memory map table is generated in advance to establish virtual-to-physical address mappings before data transfer operations begin. This preliminary address translation eliminates the need for repeated address conversion during data access, thereby maintaining precision while reducing time loss.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

Once the host memory map table is created, it enables continuous and efficient data transfer operations without interruption for address translation. The mapping relationship remains valid throughout the data transfer process, allowing uninterrupted access to data in host memory.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS11232023B2Controller and memory system including the same
Publication Date: 2022.01.25 SK HYNIX INC
  • US11232023B2 patent drawing
  • US11232023B2 patent drawing
  • US11232023B2 patent drawing

AI summary

A controller and a memory system including the same are disclosed. The controller receives a write command for storing write data, which is stored in at least one among a plurality of memory regions included in a host memory, in a nonvolatile memory device, generates a host memory map table by mapping virtual addresses to host memory physical addresses corresponding to the at least one memory region, and transmits the write data stored in the at least one memory region to the nonvolatile memory device by converting the virtual addresses into the host memory physical addresses based on the host memory map table.