HPB Region Validity Management for SSD Read Performance

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor memory devices face limitations in read performance due to the inefficiencies in managing host performance booster (HPB) regions and priority tables, leading to suboptimal caching and data retrieval processes.

Innovation Solution

A storage device and method that dynamically manage HPB regions by determining validity and priority based on cached data, recommending deactivation of low-validity regions and updating priority tables based on read commands to optimize caching and data retrieval.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If HPB regions are cached in host memory to improve read performance, then data retrieval speed is improved, but memory resources are wasted on invalid data

Engineering Contradiction:
Improveread performanceVSAvoidmemory resource waste
Core Design Contradiction:
SpeedVSLoss of energy

Solution Approach 1:

The storage device continuously monitors the validity of HPB sub-regions and provides feedback to the host about which cached regions are still valid. This feedback mechanism allows the system to maintain high read performance by keeping valid data in cache while avoiding waste of memory resources on invalid data through dynamic validity updates.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system dynamically updates the validity status of HPB sub-regions based on current storage device state. Rather than static caching, the validity bitmap is continuously maintained and updated, allowing the cache to adapt to changing data validity states and optimize the balance between read performance and resource utilization.

Inventive Principle:
Principle #15Dynamics

2Adaptability or versatility

If the host manages HPB regions independently, then system autonomy is improved, but read performance deteriorates due to lack of coordination

Engineering Contradiction:
Improvesystem autonomyVSAvoidread performance
Core Design Contradiction:
Adaptability or versatilityVSSpeed

Solution Approach 1:

The storage device acts as an intermediary that manages HPB region validity information and coordinates with the host. Rather than complete independence or centralized control, the storage device provides validity information to the host, enabling the host to make informed caching decisions while the storage device maintains authority over data validity, thus achieving both autonomy and performance.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If all HPB sub-regions are kept valid, then data accuracy is improved, but memory utilization deteriorates

Engineering Contradiction:
Improvedata accuracyVSAvoidmemory utilization
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The HPB cache is segmented into multiple sub-regions, each with its own validity status. Rather than treating the entire cache as a single unit, the system divides it into granular sub-regions that can be independently validated and managed. This segmentation allows precise tracking of valid data portions and efficient reclamation of invalid segments, improving both data accuracy for valid regions and memory utilization for invalid regions.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11487660B2Data storage device for improving read performance and method of operating the same
Publication Date: 2022.11.01 SK HYNIX INC
  • US11487660B2 patent drawing
  • US11487660B2 patent drawing
  • US11487660B2 patent drawing

AI summary

A storage device communicates with a host including a host memory. The storage device includes a semiconductor memory device and a device memory. The semiconductor memory device includes a plurality of non-volatile memory cells. The device memory stores validity information of host performance booster (HPB) sub-regions included in each of HPB regions cached in the host memory. The storage device determines to deactivate at least one HPB region among the HPB regions cached in the host memory based on the validity information included in the device memory, and transfers a message recommending to deactivate the determined HPB region to the host.