Hybrid Cache Policy Manager for Power and Coherency Trade-offs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Multiprocessor systems face challenges in balancing power consumption and data coherency between processor cores with existing write-through and write-back cache policies, where write-through policies consume more power but ensure data coherency, while write-back policies conserve power but complicate data coherency management.

Innovation Solution

A hybrid write-through/write-back cache policy manager that dynamically determines the activity of multiple caches and switches between write-back and write-through policies based on the number of active processor cores, applying write-back when only one core is active to conserve power and switching to write-through when multiple cores are active to maintain data coherency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a write-through cache policy is used, then data coherency is ensured, but power consumption increases

Engineering Contradiction:
Improvedata coherencyVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent applies dynamics by making the cache write policy configurable and switchable between write-through and write-back modes based on system state. The cache policy manager dynamically selects the appropriate policy based on whether multiple processor cores are active, allowing the system to adapt its cache behavior to current operational conditions rather than using a fixed policy.

Inventive Principle:
Principle #15Dynamics

2Use of energy by moving object

If a write-back cache policy is used, then power consumption is reduced, but data coherency management becomes more complicated

Engineering Contradiction:
Improvepower consumptionVSAvoiddata coherency management complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent introduces a cache policy manager as an intermediary component that coordinates between multiple caches and manages the write policy selection. This intermediary handles the complexity of data coherency management by centralizing the decision-making logic for policy selection and providing a unified interface for managing cache behavior across the multiprocessor system.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Use of energy by moving object

If write-back policy is applied to all caches, then power is conserved, but data coherency issues arise when multiple cores are active

Engineering Contradiction:
Improvepower consumptionVSAvoiddata coherency
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The patent applies local quality by allowing different cache write policies to be applied to different caches based on their specific operational context. Instead of using a uniform write-back policy across all caches, the system enables individual caches to operate in write-through mode when needed (when other caches are active) while allowing write-back mode for caches that can safely operate independently, thus optimizing both power consumption and data coherency locally at each cache.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS10025711B2Hybrid write-through/write-back cache policy managers, and related systems and methods
Publication Date: 2018.07.17 QUALCOMM INC
  • US10025711B2 patent drawing
  • US10025711B2 patent drawing
  • US10025711B2 patent drawing

AI summary

Embodiments disclosed in the detailed description include hybrid write-through/write-back cache policy managers, and related systems and methods. A cache write policy manager is configured to determine whether at least two caches among a plurality of parallel caches are active. If all of one or more other caches are not active, the cache write policy manager is configured to instruct an active cache among the parallel caches to apply a write-hack cache policy. In this manner, the cache write policy manager may conserve power and/or increase performance of a singly active processor core. If any of the one or more other caches are active, the cache write policy manager is configured to instruct an active cache among the parallel caches to apply a write-through cache policy. In this manner, the cache write policy manager facilitates data coherency among the parallel caches when multiple processor cores are active.