Hybrid CDAC Row-Column Layout for Monotonic Low-Glitch Conversion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing digital-to-analog converters (CDACs) face issues with non-monotonicity and require a large number of control lines, leading to glitches and limited resolution, especially in applications requiring precise delay and frequency control.
Innovation Solution
A monotonic CDAC design using a unique encoding scheme and area-efficient logic, reducing the number of control lines by organizing capacitors in a row/column layout with inverted column inputs, ensuring only one control line switches at a time, and employing local decoding logic to guarantee monotonicity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional CDAC designs are used, then conversion functionality is provided, but non-monotonicity occurs leading to glitches and limited resolution
Solution Approach 1:
The patent segments the capacitor array into multiple groups with different weights, where each group is controlled by a separate control line. This segmentation allows the CDAC to achieve monotonicity by ensuring that capacitors are switched in a controlled sequence from least significant to most significant groups, preventing glitches while using fewer control lines than traditional designs.
Solution Approach 2:
The patent applies preliminary action by pre-organizing capacitors into weighted groups and establishing a specific switching sequence before conversion operations. The control logic is designed to always switch capacitors in groups from lower to higher weights, ensuring monotonic output before the actual digital-to-analog conversion occurs, thereby eliminating non-monotonic behavior.
2Measurement precision
If resolution is increased, then precision is improved, but the number of control lines increases leading to larger design space
Solution Approach 1:
The patent merges multiple capacitor control functions into fewer control lines by grouping capacitors with similar weight relationships. Instead of requiring one control line per capacitor, the invention combines control functions so that a single control line can manage multiple capacitor groups, thereby achieving high resolution with reduced design space and fewer control lines.
Solution Approach 2:
The patent transitions from a one-dimensional control approach (single control line per capacitor) to a two-dimensional organization where capacitors are arranged in groups across different weight dimensions. This dimensional change allows the system to achieve high resolution by exploiting the weight hierarchy across groups rather than requiring linear scaling of control lines with resolution.
3Adaptability or versatility
If more control lines are used, then conversion capability is enhanced, but design complexity and glitch potential increase
Solution Approach 1:
The patent makes control lines universal by designing them to handle multiple functions: each control line not only selects capacitor groups but also inherently enforces the monotonic switching sequence. This multi-functionality allows fewer control lines to provide enhanced conversion capability while maintaining adaptability across different input codes, reducing overall device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution achieves a monotonic CDAC with fewer control lines, reducing design space and minimizing glitches, suitable for high-speed SerDes and die-to-die IOs with low jitter clock generation.
Implementation Method 1
In a capacitor digital-to-analog converter (CDAC), capacitors accumulate and store charge based on a digital signal and an analog output signal is generated based on the charge across the capacitors of the CDAC.
Data Source
AI summary
A monotonic capacitor digital-to-analog converter (CDAC) is provided. The CDAC includes a converter array comprising a plurality of CDAC units, wherein each CDAC unit comprises a logic unit, a switch, and a capacitor, and wherein each logic unit comprises a first input, a second input, and a third input. The CDAC further includes a first set of control lines, and each of the first set of control lines is connected to the first inputs of the logic units of the CDAC units in a corresponding column of the converter array. The CDAC further includes a second set of control lines, and each of the second set of control lines is connected to the second inputs of the logic units of the CDAC units in a corresponding row of the converter array, but is disconnected from the second input of the logic unit of a CDAC unit in the corresponding row and the last column of the converter array. Each of the second set of control lines is further connected to the third inputs of the logic units of the CDAC units in a row of the converter array adjacent to the corresponding row.