Hybrid Computing Module Power Management via Resonant Switching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern computing systems face inefficiencies due to large current requirements for ultra-large scale integration, leading to thermal loads and data bottlenecks, which restrict processor core utilization and increase costs, as conventional power management systems struggle to switch large currents at high speeds without generating excessive heat, necessitating large cache memories and higher manufacturing costs.
Innovation Solution
A hybrid system-on-chip with a fully integrated power management system that switches DC power at speeds matching processor core clock speeds, integrating power management close to processor cores to reduce thermal loads and data bottlenecks, using resonant gate transistors to efficiently transfer data between memory and processor die, and minimizing cache memory to enhance performance and reduce costs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Power
If conventional power management systems are used to switch large currents, then power delivery is achieved, but thermal loads increase and switching speeds are restricted
Solution Approach 1:
The patent moves power management from a planar 2D layout to a 3D vertical architecture using through-silicon vias (TSVs). Power management circuits are placed on a separate substrate and connected to processor cores through vertical TSV interconnects, enabling spatial separation that reduces thermal coupling while maintaining electrical connectivity.
Solution Approach 2:
The system is divided into distinct functional modules: processor cores on one substrate, power management circuits on a separate substrate, and TSV-based interconnect layers. This segmentation allows independent optimization of each module, enabling power management to be positioned for thermal efficiency while maintaining electrical performance.
2Temperature
If power management is located far from processor cores, then thermal loads are reduced, but data transfer losses increase
Solution Approach 1:
By transitioning to 3D vertical stacking with TSVs, the power management circuits can be physically separated from processor cores in the vertical dimension while maintaining short electrical path lengths through the via connections. This spatial arrangement in the third dimension resolves the conflict between thermal separation and electrical proximity.
Solution Approach 2:
Through-silicon vias act as intermediary conductors that bridge the gap between the power management substrate and processor core substrate. These TSVs provide low-resistance electrical pathways that minimize energy loss while enabling the power management circuits to be positioned for optimal thermal management.
3Speed
If large cache memories are used, then data access speed is improved, but system size and cost increase
Solution Approach 1:
Power management circuits perform preliminary power switching and voltage regulation actions in advance of data access operations. By pre-regulating power to memory structures and using resonant gate transistors for rapid power switching, the system enables faster data access from smaller cache memories without the thermal penalties of conventional approaches.
Solution Approach 2:
The patent changes the operating parameters of power management by using resonant gate transistors that switch at GHz frequencies matching processor clock speeds. This parameter change enables rapid power delivery to support smaller, faster cache memories without the thermal constraints that previously necessitated larger cache structures.
4Power
If conventional power management switching speeds are used, then power delivery is stable, but processor core utilization is restricted
Solution Approach 1:
The patent fundamentally changes the switching speed parameter of power management circuits by implementing resonant gate transistors that operate at GHz frequencies, matching processor clock speeds. This parameter change enables power delivery to keep pace with processor operations, eliminating the bottleneck that restricted core utilization while maintaining stability through resonant operation.
Solution Approach 2:
The power management system transitions from static, slow switching to dynamic, high-frequency resonant switching. The resonant gate transistors enable rapid, adaptive power delivery that dynamically responds to processor core demands, enabling higher utilization rates while maintaining stable power supply through the resonant operation mode.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach increases processor core utilization rates, reduces system size and cost, and maintains performance while minimizing power consumption, enabling real-time memory access and efficient data transfer without the need for extensive cache memory, thus overcoming thermal and cost challenges.
Implementation Method 1
resonant gate transistors to efficiently transfer data between memory and processor die
Data Source
AI summary
A hybrid system-on-chip provides a plurality of memory and processor die mounted on a semiconductor carrier chip that contains a fully integrated power management system that switches DC power at speeds that match or approach processor core clock speeds, thereby allowing the efficient transfer of data between off-chip physical memory and processor die.