Hybrid Non-Volatile Memory Cell for Neuromorphic Computing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memristive devices for neuromorphic computing face challenges in achieving gradual and reversible set and reset operations, with phase change memory devices exhibiting abrupt conductance changes during reset and resistive random-access memory devices showing abrupt changes during set operations, limiting their effectiveness in analog computing applications.
Innovation Solution
A hybrid non-volatile memory structure comprising a first memristive element with abrupt conductance change during reset, such as a phase change memory, and a second memristive element with abrupt conductance change during set, such as a resistive random-access memory, connected in parallel to achieve gradual and reversible conductance changes, enabling better tuning of set and reset conductance parameters.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If phase change memory devices are used, then reset operation is achieved, but conductance change is abrupt rather than gradual
Solution Approach 1:
The patent combines a phase change memory element and a resistive random-access memory element in a hybrid structure. The phase change element provides reliable reset operation while the resistive element provides gradual conductance change during set operation. By merging these two different memory technologies, the invention achieves both abrupt reset capability and gradual set capability, resolving the contradiction between reliable reset operation and controlled conductance change.
2Reliability
If resistive random-access memory devices are used, then set operation is achieved, but conductance change is abrupt rather than gradual
Solution Approach 1:
The hybrid memory structure merges resistive random-access memory and phase change memory elements. The resistive element ensures reliable set operation with its ability to form conductive filaments, while the phase change element compensates for the abrupt conductance change by providing a gradual transition when cycled. This combination resolves the contradiction between reliable set operation and gradual conductance change.
3Device complexity
If single-type memristive devices are used, then device structure is simple, but conductance parameters cannot be effectively tuned
Solution Approach 1:
The invention merges two different memristive device types (phase change memory and resistive random-access memory) into a hybrid structure. This combination enables independent tuning of set and reset conductance parameters through separate control mechanisms. The phase change element allows tuning of reset conductance while the resistive element allows tuning of set conductance, providing versatile parameter control that outweighs the increased structural complexity.
4Speed
If abrupt conductance change is used, then switching speed is fast, but analog computing performance is limited
Solution Approach 1:
The hybrid memory structure combines fast-switching memristive elements with the ability to produce gradual conductance changes. By cycling the device between set and reset states with different conductance change profiles (abrupt in one direction, gradual in the other), the invention enables multi-level analog storage that supports neuromorphic computing applications while maintaining fast switching speeds.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The hybrid memory structure enables improved tuning of conductance parameters by combining the gradual and abrupt conductance changes, resulting in more effective storage and retrieval of analog values, enhancing the performance of memristive devices in neuromorphic computing.
Implementation Method 1
a first memory element, such as a phase change memory, with an abrupt conductance change during a reset operation
Implementation Method 2
a second memory element, such as a resistive random-access memory, with an abrupt conductance change during a set operation
Data Source
AI summary
A non-volatile memory structure, and methods of manufacture, which may include a first memory element and a second memory element between a first terminal and a second terminal. The first memory element and the second memory element may be in parallel with each other between the first and second terminal. This may enable the hybrid non-volatile memory structure to store values as a combination of the conductance for each memory element, thereby enabling better tuning of set and reset conductance parameters.