Hybrid SPI Circuit Timing Control for Wireless LAN
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional serial peripheral interface (SPI) devices used in wireless local area networks (LANs) face inefficiencies and errors due to inexact critical timing adjustments during high-performance data transmission, primarily because they rely on software control, which is not suitable for high-performance communication channels.
Innovation Solution
A hybrid-type serial data transmission apparatus and method that employs a finite state machine for hardware-controlled critical timing adjustment, separating and precursively transmitting transmission rate and length data using event signals to ensure accurate timing alignment between frames, thereby enhancing communication efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If software control is used for SPI interface in wireless LAN, then ease of manufacture and adaptability are improved, but manufacturing precision and reliability deteriorate due to inexact critical timing adjustment
Solution Approach 1:
The patent divides the control system into two segments: software for high-level configuration and hardware (finite state machine) for precise timing control. This segmentation allows software to handle adaptability while hardware ensures precision, resolving the contradiction between ease of manufacture and manufacturing precision.
Solution Approach 2:
The finite state machine acts as an intermediary between software control and the SPI interface hardware. It translates software commands into precisely timed hardware signals, enabling both ease of software programming and accurate critical timing adjustment.
2Adaptability or versatility
If software control is used for SPI interface, then adaptability is improved, but reliability deteriorates due to timing errors in high-performance communication
Solution Approach 1:
The control functionality is segmented into software (providing adaptability) and hardware finite state machine (providing reliable timing). This division allows the system to maintain adaptability while achieving the reliability needed for high-performance wireless LAN communication.
Solution Approach 2:
The patent replaces software-based timing control (prone to errors) with hardware-based finite state machine control for critical timing functions. This substitution maintains adaptability through software while achieving reliable, error-free timing control through hardware.
3Manufacturing precision
If hardware control with finite state machine is used, then manufacturing precision and reliability are improved, but device complexity increases
Solution Approach 1:
The system is segmented so that the complex timing control logic resides in a dedicated finite state machine hardware module, while the main software remains simple and high-level. This segmentation concentrates complexity in a specialized component rather than distributing it throughout the entire system.
Solution Approach 2:
The finite state machine serves as an intermediary that handles complex timing logic, shielding the main software from complexity. The software interacts with the FSM through simple commands, while the FSM manages the complex state transitions and timing sequences internally.
4Ease of operation
If conventional SPI is used for high-performance wireless LAN, then ease of operation is maintained, but productivity deteriorates due to communication inefficiency and errors
Solution Approach 1:
The control system is segmented into software (maintaining ease of operation) and hardware FSM (boosting productivity). The software provides user-friendly interfaces and configuration, while the hardware FSM ensures efficient, error-free data transmission, achieving both ease of operation and high productivity.
Data Source
AI summary
In a method and apparatus for data transmission suitable for a high-performance wireless LAN, the apparatus utilizes a serial communication interface device to perform data transmission between a master and a slave. The data transmission apparatus includes a data input unit for receiving at least one of transmission rate data and transmission length data to be transmitted from the master to the slave. A selection unit receives the at least one of the transmission rate data and the transmission length data from the data input unit, and receives at least one of a corresponding first event signal and a second event signal for selectively transmitting at least one of the transmission rate data and the transmission length data respectively to the slave. A controller receives the at least one of the transmission rate data and the transmission length data from the selection unit and controls a serial communication interface used to transmit the at least one of the transmission rate data and the transmission length data to the slave. A control unit automatically controls critical timing of the transmission of the at least one of the transmission rate data and the transmission length data, in response to activation of the corresponding at least one first event signal and second event signal.


