Hybrid Strobe Generation Circuit for Uniform High-Speed Pulses
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor systems face challenges in accurately converting data at high speeds and low voltages due to the limitations of existing serializers, which struggle with maintaining pulse width consistency and high-speed operation under varying input signal conditions.
Innovation Solution
A hybrid-type strobe generation circuit combining static logic for high-speed operation and dynamic logic to maintain uniform pulse widths, incorporating a hybrid multiplexing circuit, latch circuits, and an output driver to generate strobe signals effectively in high-speed and low-voltage environments.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If dynamic logic is used in the multiplexing circuit, then the pulse width of the output signal can be maintained at a uniform level, but the input loading increases which reduces the operating speed
Solution Approach 1:
The multiplexing circuit is divided into two separate circuits: a first multiplexing circuit using dynamic logic to maintain uniform pulse widths, and a second multiplexing circuit using static logic to provide high-speed operation with minimal input loading. This segmentation allows each circuit to specialize in one aspect, resolving the contradiction between pulse width consistency and operating speed.
Solution Approach 2:
The patent combines both dynamic logic and static logic within the same strobe generation circuit system. The dynamic logic multiplexing circuit handles pulse width uniformity while the static logic multiplexing circuit handles high-speed operation. By merging these two approaches, the system achieves both pulse width consistency and high operating speed that neither approach could achieve alone.
2Speed
If static logic is used in the multiplexing circuit, then the input loading is reduced for high-speed operation, but the pulse width of the output signal varies when input pulse widths vary
Solution Approach 1:
The multiplexing function is segmented into two separate circuits with different logic types. The first multiplexing circuit uses dynamic logic specifically to maintain uniform pulse widths, while the second uses static logic for high-speed operation. This segmentation allows each circuit to address its specific strength without being constrained by the weaknesses of the other approach.
Solution Approach 2:
The system merges dynamic logic and static logic multiplexing circuits in parallel, where the dynamic logic circuit compensates for pulse width variations that would otherwise occur in the static logic circuit. This combination enables the system to achieve both high operating speed and consistent pulse width output.
3Speed
If the clock speed is increased for high-speed operation, then the data conversion speed improves, but the amplitude of the clock and data decreases making accurate conversion difficult
Solution Approach 1:
The patent employs dynamic logic in the first multiplexing circuit, which is specifically designed to maintain uniform pulse widths even when operating at high clock speeds with reduced amplitudes. This dynamic approach allows the circuit to adapt to the high-speed, low-amplitude conditions that result from increased clock frequency, thereby maintaining both speed and conversion accuracy.
Data Source
AI summary
A strobe generation circuit includes: a main hybrid multiplexing circuit outputting a main pull-up signal and a main pull-down signal to first and second nodes, respectively, the main pull-up and pull-down signals being selectively controlled based on first pull-up and pull-down control signals generated by removing an input loading of main data; a sub hybrid multiplexing circuit outputting a sub pull-up signal and a sub pull-down signal to the first and second nodes, respectively, the sub pull-up and pull-down signals being selectively controlled based on second pull-up and pull-down control signals generated by removing an input loading of sub data; a latch circuit latching a signal of the first node and a signal of the second node to output a first latch signal and a second latch signal; and an output driver outputting a strobe signal according to the first and second latch signals.