Hyperabrupt Varactor Diode with Air Bridge for Low Parasitic Capacitance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing varactor diode technologies have high capacitance values and limited tuning ranges, making it difficult to achieve both low minimum capacitance and wide tuning range, which is essential for advanced radio frequency applications like 5G mmWave deployments.
Innovation Solution
The development of a semiconductor device with a hyperabrupt N-doping layer, air bridge connections, and low dielectric material passivation, allowing for a small device size and reduced parasitic capacitance, enabling a tuning range greater than 8:1 and minimum capacitance below 36 fF.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Object-affected harmful factors
If large device size is used, then parasitic capacitance is reduced, but device area increases and tuning range is limited
Solution Approach 1:
The patent transitions from planar device layout to three-dimensional vertical stacking with multiple semiconductor layers (first through fourth layers) and corresponding contact structures. This vertical dimensionality allows achieving low parasitic capacitance through increased separation distance without proportionally increasing device footprint area.
Solution Approach 2:
The patent implements nested contact structures where second contact is disposed over first contact, third contact over second contact, and fourth contact over third contact. This nested arrangement allows multiple electrical connections to be integrated vertically within a compact area, reducing parasitic capacitance while maintaining small device footprint.
2Ease of manufacture
If conventional varactor diode structure is used, then manufacturing is simple, but capacitance value is high and tuning range is narrow
Solution Approach 1:
The patent employs hyperabrupt profiling in the doping concentration across multiple semiconductor layers, creating a non-uniform doping gradient that enables wide capacitance tuning range. The graded doping parameters (increasing doping concentration from first to fourth layer) allow capacitance to be varied by more than 8:1 while maintaining manufacturability through standard semiconductor fabrication processes.
Solution Approach 2:
The patent uses composite semiconductor structure with four differently doped layers (n-type, p-type, n-type, p-type alternating) to achieve superior electrical characteristics. This multi-layer composite approach enables both wide tuning range and low minimum capacitance while remaining compatible with conventional manufacturing techniques.
3Area of stationary object
If device size is reduced below 20 micrometers, then integration density increases, but parasitic capacitance control becomes difficult
Solution Approach 1:
The patent achieves sub-20-micrometer device area by utilizing vertical stacking of multiple semiconductor layers and contacts. The parasitic capacitance is controlled through increased vertical separation distance between conductive elements, demonstrating that three-dimensional design can reduce parasitics without increasing footprint.
Solution Approach 2:
The patent incorporates preliminary hyperabrupt doping profiling during the semiconductor layer formation process, establishing the doping gradient before device assembly. This preliminary action ensures low parasitic capacitance is built into the structure itself, enabling sub-20-micrometer devices to achieve Cmin below 36 fF.
Data Source
AI summary
A semiconductor device includes a semiconductor die, an N-doped region, an N-contact metal, a PN junction mesa, a P-contact metal, a first passivation layer, an anode feed metal, and a cathode feed metal. The semiconductor die may include a plurality of semiconductor layers disposed on an insulating substrate. The N-doped region may define an active area of the device. The N-contact metal may be disposed on a first portion of the N-doped region. The PN junction mesa may be disposed on a second portion of the N-doped region. The PN junction mesa may comprise a hyperabrupt N-doping layer disposed on the first portion of the N-doped region and a P-doped layer disposed on the hyperabrupt N-doping layer. The P-contact metal may be disposed on the P-doped layer of the PN junction mesa. The first passivation layer may cover the semiconductor layers of the semiconductor device and have openings for the N-contact metal and the P-contact metal. The anode feed metal may connect the P-contact metal to a first bond pad. The anode feed metal generally forms an arch from the P-contact metal to the first bond pad and the arch defines a space between the anode feed metal and the first passivation layer covering the semiconductor layers and a the of the PN junction mesa.