Hypervisor Selective Enablement for Virtual Machine Memory Translation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current virtualization technologies face performance penalties and increased complexity due to the overhead of hypervisor management, especially in systems that require two-stage memory address translations, which can impact computing device performance and security.

Innovation Solution

The hypervisor is selectively enabled and disabled based on the need for sandbox sessions, with the hypervisor remaining disabled when not required, thereby bypassing second-stage translations and allowing the high-level operating system to allocate memory directly from the physical address space, and enabled only during sandbox sessions to enforce access control and restrict memory access.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the hypervisor is continuously enabled to enforce access control, then security is improved, but system performance deteriorates due to hypervisor overhead

Engineering Contradiction:
ImprovesecurityVSAvoidsystem performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The hypervisor is implemented as a dynamic component that can be selectively enabled and disabled based on system state. The processor transitions between hypervisor mode and non-hypervisor mode, allowing the system to adapt between security requirements and performance optimization, eliminating the need for continuous hypervisor operation

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the operational parameters of address translation by switching between two-stage translation (when hypervisor is enabled) and direct translation (when hypervisor is disabled). This parameter change allows the system to optimize performance by bypassing hypervisor-mediated translation when security constraints are not active

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If two-stage memory address translations are implemented, then access control capability is improved, but device complexity increases

Engineering Contradiction:
Improveaccess control capabilityVSAvoiddevice complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The complex two-stage translation mechanism is extracted and conditionally activated only when needed. The system removes the continuous presence of the hypervisor and its associated translation overhead, keeping only the essential access control functionality available on-demand rather than permanently instantiated

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The address translation function is segmented into two distinct modes: hypervisor-mediated two-stage translation for security-critical operations, and direct translation for normal operations. This segmentation allows the system to apply complexity only where necessary rather than uniformly across all memory operations

Inventive Principle:
Principle #1Segmentation

3Reliability

If the hypervisor restricts memory access to improve security, then protection is improved, but memory allocation efficiency deteriorates

Engineering Contradiction:
ImproveprotectionVSAvoidmemory allocation efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The hypervisor is activated periodically or event-driven based on security requirements rather than continuously. Memory allocation operations proceed efficiently through direct addressing when the hypervisor is inactive, and only transition to restricted hypervisor-mediated allocation when security events trigger hypervisor activation, optimizing the ratio of protected operations to unrestricted operations

Inventive Principle:
Principle #19Periodic action

Data Source

PatentEP2972832B1Method and apparatus to selectively enable operations of a virtual machine monitor on demand
Publication Date: 2021.11.03 QUALCOMM INC
  • EP2972832B1 patent drawingFigure 1
  • EP2972832B1 patent drawingFigure 2
  • EP2972832B1 patent drawingFigure 3

AI summary

In the various aspects, virtualization techniques may be used to improve performance and reduce the amount of power consumed by selectively enabling a hypervisor operating on a computing device during sandbox sessions. In the various aspects, a high-level operating system may allocate memory such that its intermediate physical addresses are equal to the physical addresses. When the hypervisor is disabled, the hypervisor may suspend second stage translations from intermediate physical addresses to physical addresses. During a sandbox session, the hypervisor may be enabled and resume performing second stage translations.