Hysteresis Comparator Control Circuit for Switching Voltage Regulator
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Hysteretic switching regulators experience uncontrolled behavior and unacceptable overshoots and drops in output voltage due to their slow frequency adjustment capability, which fails to track rapid fluctuations in load frequency, leading to premature power stage shutdown during short-transient large load decreases.
Innovation Solution
A control circuit for a switching voltage regulator is designed with a logic circuit that masks the reset signal of the S/R flip-flop for a minimum time interval and resets it after a maximum time interval, ensuring the power stage remains on for a stable time interval, preventing immediate shutdown and adjusting the on-time percentage to follow load variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a hysteresis comparator is used to reduce voltage overshoots during load reduction, then the output voltage stability is improved, but the frequency adjustment capability becomes too slow to track rapid load fluctuations
Solution Approach 1:
The patent applies dynamics by making the hysteresis window adjustable rather than fixed. The bounds of the hysteresis window are dynamically modified based on the instantaneous switching frequency of the driving signal. When the frequency increases (indicating rapid load changes), the hysteresis window is reduced to allow faster response. This dynamic adaptation resolves the contradiction between maintaining voltage stability and tracking rapid frequency changes.
Solution Approach 2:
The patent changes the parameter of hysteresis window size based on operating conditions. By monitoring the switching frequency and adjusting the hysteresis bounds accordingly, the system transitions from a static hysteresis comparator to an adaptive one. This parameter change allows the system to maintain reliability during normal operation while achieving faster response during transient conditions.
2Speed
If the hysteresis window is reduced to track fast load variations, then the frequency response is improved, but the output voltage undergoes unacceptable overshoots and sudden drops
Solution Approach 1:
The system dynamically adjusts the hysteresis window size based on the detected switching frequency. During fast load variations, the frequency increases and triggers a reduction in hysteresis window to improve tracking. During normal conditions, the larger window maintains stability. This dynamic behavior allows the system to achieve both fast response and voltage stability at different operating points.
Solution Approach 2:
The hysteresis window parameter is changed adaptively based on the instantaneous frequency conditions. The control circuit monitors frequency and modifies the hysteresis bounds to optimize performance for the current operating condition, achieving both fast tracking capability and voltage stability when needed.
3Adaptability or versatility
If a frequency adjuster is added to modify hysteresis bounds based on switching frequency, then the adaptability to load transients is improved, but the device complexity increases
Solution Approach 1:
The patent implements feedback by monitoring the instantaneous switching frequency and using this information to adjust the hysteresis window bounds. The frequency adjuster creates a closed-loop system where the output frequency directly influences the hysteresis parameters. This feedback mechanism provides automatic adaptation to load transients without requiring complex external control systems.
Solution Approach 2:
The frequency adjuster serves multiple functions: it monitors switching frequency, determines transient conditions, and modifies hysteresis bounds accordingly. By consolidating these functions into a single circuit block, the patent achieves high adaptability while minimizing the increase in overall device complexity.
4Reliability
If the hysteresis window is increased to prevent premature power stage shutdown, then the reliability during transients is improved, but the on-time cannot be adjusted to follow load variations
Solution Approach 1:
The hysteresis window is made dynamic rather than fixed. During transient conditions (detected via frequency changes), the window increases to prevent premature shutdown and maintain reliability. During steady-state operation, the window reduces to allow precise on-time control and load following. This dynamic behavior resolves the contradiction between stability and adaptability.
Solution Approach 2:
The hysteresis window parameter is changed based on the operating mode detected through frequency monitoring. The system switches between a larger window for transient protection and a smaller window for precise control, achieving both reliability during transients and adaptability during normal operation.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution stabilizes the output voltage by preventing immediate power stage shutdown during transient load reductions and adjusts the on-time to neglect fast fluctuations, reducing overshoots and ensuring consistent power delivery.
Implementation Method 1
a hysteresis comparator COMP with a hysteresis voltage Vhyst and a set-reset latch S/R for determining the on-time of the power stage switches
Data Source
AI summary
A control circuit for a switching voltage regulator is configured to receive an error signal representative of a regulator output voltage in relation to a nominal output voltage, and includes a set/reset flip-flop, a hysteresis comparator and a logic circuit. The flip-flop is configured to produce a switching control signal according to logic values at its set and reset terminals. The comparator is configured to produce a set signal at the set terminal when an error signal drops below a first value, and a reset signal when the error signal rises above a second value. The logic circuit is configured to prevent transmission of the reset signal to the reset terminal during a selected minimum time period and to thereafter enable transmission of the reset signal, and further, to produce an alternate reset signal at the reset terminal at the end of the selected maximum time period.