I2C Slave Circuit Multi-Address Response Logic

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Complex programmable logic devices face high resource consumption and increased costs due to the need for independent I2C slave modules for each application, leading to a requirement for a low-cost solution with reduced resource usage.

Innovation Solution

A complex programmable logic device is designed with a single I2C slave circuit capable of multi-address response, utilizing a multiplexer and register circuits to analyze data flows and generate address messages, allowing for efficient access to multiple register units with a single I2C slave circuit, thereby reducing the need for multiple independent modules.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If independent I2C slave modules are used for each application function, then application flexibility and modifiability are improved, but resource consumption and device complexity increase

Engineering Contradiction:
Improveapplication flexibilityVSAvoidresource consumption
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent merges multiple I2C slave module functions into a single shared I2C slave circuit. This circuit can be configured to respond to multiple different addresses (e.g., 0x20, 0x21, 0x22, 0x23) and can be dynamically assigned to different slave module functions (PCA9555, I2C ROM, I2C switch) through configuration registers, eliminating the need for multiple independent I2C slave modules.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The shared I2C slave circuit is designed with multi-functionality to serve multiple slave module functions. It includes a multi-address response capability where a single circuit can respond to different address messages corresponding to different slave modules, and a configuration mechanism that allows dynamic assignment of the circuit to different functions based on control signals.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If independent I2C slave modules are used for each application function, then application modifiability is improved, but the number of codes and manufacturing costs increase

Engineering Contradiction:
Improveapplication modifiabilityVSAvoidmanufacturing cost
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The patent merges multiple I2C slave module functions into a single shared I2C slave circuit. This circuit can be configured to respond to multiple different addresses (e.g., 0x20, 0x21, 0x22, 0x23) and can be dynamically assigned to different slave module functions (PCA9555, I2C ROM, I2C switch) through configuration registers, eliminating the need for multiple independent I2C slave modules.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent uses parameter changes (specifically address parameters and configuration register values) to enable the shared I2C slave circuit to switch between different slave module functions. By changing the address response configuration and register settings, the same hardware circuit can be reconfigured for different applications without requiring physical hardware changes.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10572403B1Complex programmable logic device with capability of performing multi-address response and operation method thereof
Publication Date: 2020.02.25 INVENTEC PUDONG TECH CORPOARTION
  • US10572403B1 patent drawing
  • US10572403B1 patent drawing

AI summary

A complex programmable logic device with capability of performing multi-address response includes a I2C slave circuit, a first multiplexer, a plurality of second multiplexers and a plurality of register circuits. The I2C slave circuit outputs an address message and an input data by analyzing a data flow. The address message is responsive to one of a plurality of predetermined addresses, and the I2C slave circuit outputs the predetermined address to which the address message is responsive as an address command as well as the input data. The first multiplexer outputs the input data to a respective one of the plurality of second multiplexers according to the address command. The second multiplexer received the input data accesses to a register unit included in a respective one of the register circuits according to the input data.