Integrated Circuit Architecture Evaluation via Dataflow Primitives

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional methods for benchmarking integrated circuit architectures are costly and time-consuming, especially in the early stages of design when many features are speculative and subject to change.

Innovation Solution

A method involving the generation of a library of primitives for a predetermined architecture, transformation of an original dataflow program into an intermediate format, and creation of an implementation profile that records computational steps and resources required for the dataflow program, allowing for efficient evaluation of the architecture.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional simulation environment and mapping methods are used to benchmark integrated circuit architectures, then accurate performance evaluation is achieved, but the process becomes costly and time-consuming

Engineering Contradiction:
Improveperformance evaluation accuracyVSAvoidbenchmarking time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent creates simplified copies of the benchmarking process by using abstracted performance models and analytical calculations instead of full simulation environments. These models replicate the essential performance characteristics needed for evaluation while eliminating the computational overhead of complete simulation and mapping procedures.

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The patent performs preliminary analysis by pre-characterizing architecture components and pre-computing performance parameters before actual benchmarking. This allows the system to have performance evaluation capabilities ready in advance, significantly reducing the time needed during actual benchmarking operations.

Inventive Principle:
Principle #10Preliminary action

2Loss of information

If conventional simulation and mapping tools are used for architecture evaluation, then detailed implementation information is obtained, but the cost and complexity increase significantly

Engineering Contradiction:
Improveimplementation information completenessVSAvoidevaluation tool complexity
Core Design Contradiction:
Loss of informationVSDevice complexity

Solution Approach 1:

The patent segments the benchmarking process into distinct analytical components, each handling specific aspects of performance evaluation. This modular approach breaks down the complex simulation and mapping tools into manageable analytical modules that can be independently developed and maintained, reducing overall system complexity while preserving implementation information.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces analytical models and intermediate representation formats that serve as mediators between the architecture description and performance evaluation. These intermediaries simplify the interface and data exchange requirements, reducing the complexity of tools needed while maintaining complete implementation information tracking.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS8146040B1Method of evaluating an architecture for an integrated circuit device
Publication Date: 2012.03.27 XILINX INC
  • US8146040B1 patent drawing
  • US8146040B1 patent drawing
  • US8146040B1 patent drawing

AI summary

A method of evaluating an architecture for an integrated circuit device is disclosed. The method comprises generating a library of primitives for a predetermined architecture; transforming an original dataflow program into an intermediate format; transforming the intermediate format to a dataflow program defined in terms of the predefined library of primitives; and generating an implementation profile comprising information related to an implementation of the original dataflow program in an integrated circuit having the predetermined architecture. A method of evaluating an architecture for an integrated circuit device is also disclosed.