IC Binning Methodology for Signal Shielding and Power Distribution

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing routing tools for integrated circuits are inadequate in predicting cross-coupling noise, propagation delays, and power distribution, often requiring iterative design adjustments and failing to efficiently incorporate decoupling capacitors and power grids.

Innovation Solution

A binning methodology that defines specific widths and spacings for signal and shield wires, with a layout post-processing flow that includes tools for shield insertion, decoupling capacitor placement, and via drop, ensuring predictable noise shielding, timing, and power distribution, allowing for correct-by-construction design.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If arbitrary routing is used to connect components, then routing flexibility is improved, but prediction of cross-coupling noise and propagation delays deteriorates

Engineering Contradiction:
Improverouting flexibilityVSAvoidnoise and timing prediction accuracy
Core Design Contradiction:
Adaptability or versatilityVSMeasurement precision

Solution Approach 1:

The routing space is segmented into predefined bins with specific width and spacing characteristics. Each bin is characterized in advance for its noise and timing properties, allowing the router to select bins that meet performance requirements while maintaining routing flexibility.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The bin characteristics including noise and timing properties are calculated and stored in advance before routing occurs. This preliminary characterization enables the router to make informed decisions about bin selection without requiring iterative post-routing analysis.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If iterative routing adjustment is performed to address noise and timing issues, then noise and timing quality is improved, but design turnaround time increases

Engineering Contradiction:
Improvenoise and timing qualityVSAvoiddesign turnaround time
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

All bin characteristics including noise and timing metrics are pre-calculated and stored in a database before routing begins. The router directly selects bins that satisfy design requirements, eliminating the need for iterative post-routing analysis and adjustment.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The bin structure inherently provides noise shielding and timing characteristics through its predefined geometry. The router automatically selects appropriate bins based on design requirements, with the bin characteristics themselves providing the noise and timing protection without requiring additional iterative corrections.

Inventive Principle:
Principle #25Self-service

3Object-affected harmful factors

If shield wires are added to shield signal wires from aggressors, then cross-coupling noise is reduced, but device complexity increases

Engineering Contradiction:
Improvecross-coupling noiseVSAvoidrouting structure complexity
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The signal wire routing and noise shielding functions are merged into a single bin structure. The bin geometry inherently provides both signal transmission and noise protection, eliminating the need for separate shield wire routing and reducing overall structure complexity.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The bin structure itself provides noise shielding through its predefined geometry and spacing characteristics. The same structural elements that carry signals also provide the noise protection, with the bin characteristics automatically providing shielding without requiring additional dedicated shield structures.

Inventive Principle:
Principle #25Self-service

4Power

If routing tools leave space for power grid, then power distribution capability is improved, but routing density deteriorates

Engineering Contradiction:
Improvepower distribution capabilityVSAvoidrouting density
Core Design Contradiction:
PowerVSArea of stationary object

Solution Approach 1:

The bin structure serves multiple functions simultaneously: it provides signal routing, noise shielding, and power distribution capabilities. The same geometric parameters that define signal path characteristics also define power grid characteristics, eliminating the need for separate space allocation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The signal routing and power distribution functions are merged into the same bin structure. The bin geometry and spacing parameters simultaneously determine both signal integrity and power delivery characteristics, allowing both functions to coexist without competing for separate space.

Inventive Principle:
Principle #5Merging (Combining)

5Area of stationary object

If routing tools create dense routing regions, then routing area utilization is improved, but room for power grid and decoupling capacitors deteriorates

Engineering Contradiction:
Improverouting area utilizationVSAvoidpower grid and capacitor insertion capability
Core Design Contradiction:
Area of stationary objectVSAdaptability or versatility

Solution Approach 1:

The bin structure provides multiple functions including signal routing, noise shielding, power distribution, and decoupling capacitor placement. The predefined bin geometry inherently accommodates all these functions simultaneously, allowing dense routing while maintaining power grid and capacitor insertion capability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS7340710B1Integrated circuit binning and layout design system
Publication Date: 2008.03.04 ORACLE AMERICAN INC
  • US7340710B1 patent drawing
  • US7340710B1 patent drawing
  • US7340710B1 patent drawing

AI summary

A method for binning and layout of an integrated circuit design which includes providing a table setting forth predefined widths of signal wires and corresponding spacing to shield wires, characterizing effects on timing, noise, and power distribution based on predefined widths and spacing combinations as functions of the length of the signal wire, and laying out the integrated circuit design based upon the predefined widths of signal wires and corresponding spacing to shield wires. The shield wires are adjacent and on both sides of the routed signal wire.