Standardized Redundancy Allocation for IC Bit Repair
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The development of a general repair algorithm for integrated circuit chips that can efficiently allocate redundancies to cover failed bits across various product specifications is challenging due to the high probability of coverage, leading to increased time and cost in re-developing the algorithm for different specifications.
Innovation Solution
A method that standardizes the repair specification and position of redundancies, allowing for the allocation of standardized repair positions using a redundancy allocation algorithm, which improves the generality of the repair algorithm by converting various product specifications into a unified standard, enabling efficient repair across different chip products.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a general repair algorithm is developed for integrated circuit chips, then the adaptability across various product specifications is improved, but the complexity of the algorithm increases due to the high probability of coverage requirements
Solution Approach 1:
The patent divides the chip into multiple segments or blocks, each with its own redundancy allocation strategy. This segmentation allows the repair algorithm to handle different product specifications by processing them in manageable units, reducing the overall algorithmic complexity while maintaining high adaptability across various chip designs.
Solution Approach 2:
The patent employs parameter changes by adjusting redundancy allocation strategies based on different chip specifications. The algorithm dynamically modifies parameters such as redundancy density, allocation priority, and coverage thresholds to adapt to various product requirements, thereby achieving high versatility without requiring a completely different algorithm for each specification.
2Reliability
If redundancy is allocated with high probability coverage, then the reliability of bit repair is improved, but the time and cost for algorithm development increase
Solution Approach 1:
The patent implements preliminary action by pre-calculating and pre-allocating redundancy positions based on standardized chip architectures. The algorithm prepares redundancy allocation strategies in advance for common chip configurations, enabling rapid deployment to new products without requiring time-consuming algorithm development, thus reducing development time while maintaining high repair reliability.
Solution Approach 2:
The patent creates a universal repair algorithm that can handle multiple chip specifications through a single standardized framework. By designing the algorithm to be multi-functional and applicable across different product lines, the development time is significantly reduced as the same core algorithm serves multiple purposes, while still achieving high probability coverage and reliable bit repair through configurable parameters.
3Ease of operation
If a standardized repair specification is implemented, then the ease of operation and application across different chip products is improved, but the complexity of specification conversion increases
Solution Approach 1:
The patent introduces an intermediary layer of standardized specification conversion that translates diverse chip specifications into a unified repair algorithm input format. This intermediary conversion layer acts as a mediator between various product specifications and the core repair algorithm, simplifying the ease of operation by providing a consistent interface while managing the complexity of specification conversion through automated translation mechanisms.
Data Source
AI summary
A method for repairing a failed bit includes: acquiring a repair specification of redundancy of a chip where the failed bit is located; standardizing the repair specification of the redundancy to obtain a standardized repair specification; acquiring the position of the failed bit on the chip; processing the position of the failed bit on the chip according to the standardized repair specification to obtain standardized position of the failed bit; allocating the redundancy by the redundancy allocation algorithm according to the standardized position of the failed bit and the standardized repair specification to obtain standardized repair position of the redundancy; and restoring the standardized repair position of the redundancy to the repair a position of the redundancy on the chip according to the standardized repair specification to repair the failed bit.