IC Chip Activation via Segmented Address Conversion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In multi-chip modules, specifically designed IC chips may face challenges in activating other IC chips due to limited address conversion resources, especially when control register addresses are distant in memory spaces, making it difficult to access and activate them effectively.
Innovation Solution
An information processing apparatus comprising multiple IC chips connected in series, where a first IC chip configures address conversion units to enable access to necessary registers in other IC chips, loading activation programs and activating their control units through communication units, thereby ensuring reliable activation even with limited address conversion resources.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If address conversion is set in detail to access control registers with distant addresses in memory space, then access capability to control registers is improved, but address conversion resources are exhausted
Solution Approach 1:
The patent segments the address conversion function into multiple stages. The first address conversion unit converts addresses in the first memory space to a intermediate address format, and the second address conversion unit converts the intermediate addresses to addresses in the second memory space. This segmentation allows detailed address conversion for distant control registers without exhausting resources in a single conversion stage.
Solution Approach 2:
The patent introduces an intermediate address space as an additional dimension in the address conversion process. Instead of direct conversion between distant addresses in the same memory space, the system uses a two-dimensional conversion path through an intermediate address space, enabling access to control registers with distant addresses while managing conversion resources efficiently.
2Device complexity
If limited address conversion resources are used, then device complexity is reduced, but activation of other IC chips becomes unreliable
Solution Approach 1:
The address conversion function is divided into two separate units operating in sequence. Each unit handles a portion of the conversion task, reducing the resource burden on each individual unit while ensuring complete address translation is achieved, thereby maintaining activation reliability with limited overall resources.
Solution Approach 2:
An intermediate address space acts as a mediator between the first and second memory spaces. This intermediary allows the system to bridge distant address gaps without requiring exhaustive address conversion resources, ensuring reliable activation of IC chips while maintaining manageable device complexity.
3Adaptability or versatility
If control register addresses are distant in memory space, then functional versatility is improved, but address conversion resource consumption increases
Solution Approach 1:
The patent adds an intermediate address space dimension to handle distant address conversions. This allows the system to support diverse functional requirements with distant control register addresses while distributing the conversion resource consumption across multiple conversion stages rather than concentrating it in a single resource-intensive operation.
Solution Approach 2:
The address conversion process is segmented into two units that work sequentially. This segmentation enables the system to accommodate versatile functional requirements with distant addresses while managing resource consumption by dividing the conversion task, preventing any single conversion operation from exhausting available resources.
Data Source
AI summary
There is provided a technique to enable a specific IC chip to reliably activate the other IC chips. An information processing apparatus has first to third IC chips and, after loading an activation program for the third IC chip from a first storage unit connected to the first IC chip into a third storage unit connected to the third IC chip, accesses a register and activates the third control unit.


