Integrated Circuit Chip IR Drop Reduction via MIM Structure
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuit chips experience high voltage drops (IR drop) due to metal layer resistance, leading to increased power consumption and reduced signal timing speed, necessitating an improved power and ground routing scheme.
Innovation Solution
The implementation of a metal-insulator-metal (MIM) or MIM-like structure within the interconnection network of integrated circuit chips, utilizing conductive vias and layers to reduce metal layer resistance and lower IR drop, thereby enhancing performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If the topmost two levels of interconnection metal layers are used for power and ground routing, then the routing is simplified, but the voltage drop (IR drop) increases
Solution Approach 1:
The patent introduces a third-dimensional conductive path by forming a conductive layer within the inter-metal dielectric layer and connecting it to the topmost metal layer through conductive vias. This vertical integration creates an additional routing dimension that reduces the effective resistance of power and ground paths without complicating the planar routing layout.
Solution Approach 2:
The patent creates a composite conductive structure by combining the topmost metal layer with an additional conductive layer embedded in the dielectric material. This composite approach leverages the low resistance of metal and the insulation properties of the dielectric to achieve both low IR drop and simplified routing.
2Loss of energy
If the metal layer resistance is reduced by adding more conductive layers, then the IR drop decreases, but the manufacturing complexity increases
Solution Approach 1:
The conductive layer formed in the inter-metal dielectric layer serves multiple functions: it provides an additional current path to reduce IR drop, acts as a shielding layer for signal integrity, and can be integrated with existing capacitor structures. This multi-functionality reduces the need for separate structures, thereby limiting the increase in manufacturing complexity.
3Reliability
If conductive vias are used to connect separated portions of interconnection wires, then the electrical continuity is restored, but the resistance increases
Solution Approach 1:
The patent merges the current path through the topmost metal layer with an additional conductive layer in the dielectric by connecting them through conductive vias. This parallel combination of conductive paths reduces the overall resistance while maintaining electrical continuity, as the total resistance is lowered by having multiple parallel conduction paths.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution effectively decreases metal layer resistance, reducing power consumption and improving signal speed by providing an additional routing path and compatible with current semiconductor manufacturing processes.
Implementation Method 1
a conductive layer situated between the first interconnection wire and the second interconnection wire... a second conductive via electrically coupling the conductive layer with the second portion
Implementation Method 2
The conductive layer may electrically interconnect with a third interconnection wire that is coplanar with the first interconnection wire through a third conductive via
Data Source
AI summary
An integrated circuit chip includes a semiconductor substrate; a first interconnection wire having a first portion and a second portion on the semiconductor substrate, wherein the second portion is separated from the first portion; a second interconnection wire situated under the first interconnection wire; a first conductive via electrically coupling the first portion with the second interconnection wire; a conductive layer situated between the first interconnection wire and the second interconnection wire; and a second conductive via electrically coupling the conductive layer with the second portion.