Integrated Circuit Driver Pad Region Transistor Placement
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge is to reduce the size of display drivers in integrated circuit devices while maintaining their functionality, as shrinking the devices using microfabrication technology leads to difficulties in mounting and increases costs due to narrower pitches and increased glass frame sizes, which complicates the integration with display panels.
Innovation Solution
The solution involves an integrated circuit device design with data driver blocks, control transistors, and pad arrangement regions, where control transistors are strategically placed in the pad arrangement region to minimize area usage and optimize wiring, allowing for a reduction in chip size without increasing the wiring region significantly.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If the integrated circuit device is shrunk by using microfabrication technology, then the chip size is reduced, but it becomes difficult to mount the device due to narrower pitches and increased glass frame sizes
Solution Approach 1:
The patent applies dimensionality change by moving control transistors from the traditional circuit region into the pad arrangement region, effectively utilizing the space around the pads. This spatial reorganization reduces the chip size in the circuit area while maintaining the pad pitch and mounting interface, thereby resolving the contradiction between chip shrinkage and mounting ease.
Solution Approach 2:
The patent segments the chip into distinct functional regions: circuit blocks, pad arrangement regions, and interface regions. By clearly defining these segments and placing control transistors in the pad arrangement region rather than the circuit region, the design maintains manufacturability while reducing overall chip size.
2Area of stationary object
If control transistors are disposed in the pad arrangement region, then the circuit area is reduced, but the wiring region may need to be expanded
Solution Approach 1:
The patent merges the control transistor placement with the pad arrangement region, combining the functions of pad layout and control element placement into a single spatial zone. This integration eliminates the need for separate wiring regions for control transistors, as they directly interface with the pads, thereby reducing circuit area without significantly expanding the wiring region.
3Area of stationary object
If the chip size is reduced, then cost is reduced, but the glass frame size increases which complicates integration with display panels
Solution Approach 1:
The patent applies local quality by maintaining the pad pitch and interface region dimensions at standard values while reducing the circuit block area. This localized preservation of interface characteristics ensures compatibility with display panel integration and glass frame specifications, while the overall chip size is reduced through optimized circuit and pad arrangement.
Data Source
AI summary
An integrated circuit device includes at least one data driver block for driving data lines, a plurality of control transistors TC1 and TC2, each of the control transistors being provided corresponding to each output line of the data driver block and controlled by using a common control signal, and a pad arrangement region in which data driver pads P1 and P2 for electrically connecting the data lines and the output lines QL1 and QL2 of the data driver block are disposed. The control transistors TC1 and TC2 are disposed in the pad arrangement region.


