Selective IC Layout Extraction for Parasitic Analysis
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing size and complexity of integrated circuit (IC) designs lead to computationally intensive parasitic extraction and simulation processes, with existing systems burdened by processing irrelevant net shapes and excessive memory usage, limiting runtime and memory resources.
Innovation Solution
A selective design layout extraction system that allows users to specify nets of interest via a graphical user interface, extracting only relevant nets and associated leaf-cells, and incorporating parasitic effects from nearby metal layers, creating a reduced design layout for efficient simulation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If parasitic extraction tools process the entire IC design layout, then complete parasitic analysis is achieved, but runtime and memory usage increase significantly
Solution Approach 1:
The patent segments the IC design layout into relevant and irrelevant portions based on user-specified nets of interest. The system divides the full design into a subset containing only the specified nets and their associated leaf-cells, processing only this segmented portion to reduce runtime while maintaining analysis completeness for the nets of interest.
Solution Approach 2:
The patent extracts only the necessary subset of the design layout that is relevant to the user-specified nets. By taking out and processing only the specified nets and their associated leaf-cells, the system eliminates unnecessary processing of irrelevant portions, thereby reducing runtime and memory usage while preserving parasitic analysis accuracy for the nets of interest.
2Reliability
If parasitic extraction tools process the entire IC design layout, then complete parasitic analysis is achieved, but memory usage increases significantly
Solution Approach 1:
The system segments the design layout data into relevant and irrelevant portions, loading only the necessary subset (user-specified nets and associated leaf-cells) into memory. This segmentation approach reduces memory usage by excluding irrelevant data while maintaining complete parasitic analysis for the nets of interest.
Solution Approach 2:
The system extracts and processes only the essential subset of design data required for the specified nets, removing unnecessary data from memory. This extraction approach minimizes memory consumption while preserving the completeness of parasitic analysis for the user-specified nets.
3Reliability
If layout parameter extraction is performed on the entire design, then comprehensive verification is achieved, but productivity decreases
Solution Approach 1:
The system segments the verification process to focus only on user-specified nets and their associated leaf-cells. By dividing the full design into a relevant subset, the system achieves comprehensive verification for the nets of interest while significantly improving productivity through reduced processing scope.
Solution Approach 2:
The system extracts and processes only the necessary portion of the design related to user-specified nets, removing irrelevant data from the verification process. This extraction approach maintains verification comprehensiveness for the nets of interest while enhancing productivity by eliminating unnecessary processing.
4Manufacturing precision
If intermediate layout parameter extraction tool processes all net shapes, then complete parameter extraction is achieved, but runtime increases
Solution Approach 1:
The system segments the net shapes into relevant and irrelevant categories based on user specifications. By processing only the segmented subset of net shapes associated with user-specified nets, the system achieves complete parameter extraction for the nets of interest while reducing runtime by excluding irrelevant net shapes.
Solution Approach 2:
The system extracts and processes only the necessary net shapes related to user-specified nets, removing unnecessary net shapes from the processing queue. This extraction approach maintains parameter extraction completeness for the specified nets while reducing runtime by eliminating processing of irrelevant net shapes.
Data Source
AI summary
One aspect of the application provides a system and method for facilitating a selective extraction of design layout. During operation, the system can generate, based on an electronic circuit design, a first list of nets and a first design layout corresponding to the electronic circuit design. The system can receive, via one or more user interactive elements on a graphical user interface, a list of nets including a first subset of nets from the first list of nets. Further the system can determine, based on the second list of nets, a set of leaf-cells. The system may extract the first subset of the nets and the set of leaf-cells from the first design layout and copy them to a new display on the graphical user interface to represent a new design layout. The system can then provide the new design layout to a layout parameter extraction process.