Programmable IC Memory Defragmentation by Fragment Memory Merging
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Programmable IC devices face inefficiencies due to fragmented memory structures, leading to underutilization of on-chip memory resources, which limits their adoption in applications requiring wider and deeper memory, such as data centers.
Innovation Solution
A method to detect and merge fragment memory instances into composite memories, replacing them within the circuit design, thereby reducing the number of memory primitives required and optimizing memory usage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If memory instances are specified in a fragmented manner to implement circuit design, then design flexibility and modularity are improved, but on-chip memory resource utilization deteriorates
Solution Approach 1:
The patent merges multiple fragmented memory instances into a single unified memory structure called a super-memory. The memory merger tool detects fragmented memory instances, analyzes their compatibility, and combines them into one consolidated memory block that maintains the functional requirements of the original fragmented instances while improving resource utilization.
2Reliability
If multiple fragment memory instances are used to meet specific memory requirements, then functional requirements are satisfied, but the number of memory primitives increases and efficiency decreases
Solution Approach 1:
Multiple fragment memory instances are merged into a single super-memory instance, reducing the number of memory primitives from multiple separate instances to one consolidated structure. This maintains functional requirements while simplifying the overall device complexity.
Solution Approach 2:
The super-memory structure serves multiple functions simultaneously, replacing what would have been multiple separate memory instances. It provides universal access and control for what were previously separate memory blocks, reducing complexity while maintaining all original functionalities.
3Ease of operation
If fragmented memory structures are implemented, then specific access patterns are achieved, but power consumption increases due to multiple memory primitives
Solution Approach 1:
Multiple memory primitives are merged into a single super-memory instance, reducing the total power consumption associated with having multiple separate memory blocks. The unified structure allows for more efficient power management and reduces redundant power overhead.
Data Source
AI summary
Memory defragmentation in a programmable integrated circuit (IC) device includes detecting, by computer hardware, instances of memory of a circuit design that are fragment memory instances. A group including a plurality of the fragment memory instances that are compatible with memory merger criteria are generated by the computer hardware. A composite memory is generated by the computer hardware by merging the fragment memory instances of the group. The fragment memory instances of the group are replaced with the composite memory.


