IC Output Switching Circuit for Low-Delay Mission Signals

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing integrated circuits face a time delay in test mode operations due to the need for mission signals to traverse switching circuits, which increases the time required for testing and can impact efficiency.

Innovation Solution

The implementation of a switching circuit design where the test signal, boundary scan test signal, and mission signal paths are optimized to minimize switching delays by using selectors and an OR gate to control signal routing, allowing the mission and test circuitry to share output circuits with reduced delay, and ensuring the TM terminal is isolated from boundary scan operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If mission signals traverse switching circuits to share output circuits between test and mission modes, then output circuits can be shared between modes, but time delay increases due to additional switching stages

Engineering Contradiction:
Improveoutput circuit sharingVSAvoidswitching delay
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The patent segments the switching control into two independent parts: a first selector controlled by a first control signal for routing mission signals, and a second selector controlled by a second control signal for routing test signals. This segmentation allows independent optimization of signal paths, reducing the time delay for mission signals while maintaining the ability to share output circuits between test and mission modes.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements dynamic control of the switching circuits using independent control signals (TM and MODE) that can be adjusted based on the operating mode. The first selector responds to the MODE signal and the second selector responds to the TM signal, allowing the system to dynamically optimize signal routing paths and minimize switching delays when transitioning between test and mission modes.

Inventive Principle:
Principle #15Dynamics

2Adaptability or versatility

If multiple selectors are used to route test and mission signals through sharing output circuits, then output circuit sharing is enabled, but device complexity increases

Engineering Contradiction:
Improveoutput circuit sharingVSAvoidswitching circuit complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent applies universality by designing the switching circuits to handle multiple signal types (mission signals and test signals) through a unified architecture. The first selector and second selector together form a universal switching structure that can route any input signal to any output circuit, reducing the need for separate dedicated switching paths and thereby reducing overall device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent implements preliminary action by pre-configuring the switching circuit architecture with dedicated control logic for each signal type. The control signals TM and MODE are prepared in advance to automatically route the appropriate signals through the selectors, eliminating the need for complex runtime decision logic and reducing device complexity.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS7649379B2Reducing mission signal output delay in IC having mission and test modes
Publication Date: 2010.01.19 TEXAS INSTRUMENTS INC
  • US7649379B2 patent drawing
  • US7649379B2 patent drawing
  • US7649379B2 patent drawing

AI summary

An integrated circuit apparatus includes a switching circuit that provides respective signal paths to permit a mission signal, a test signal, and a boundary scan test signal to share an output terminal. The signal path associated with the mission signal imposes a smaller switching delay than do the signal paths associated with the test and boundary scan test signals.