IC Package Crosstalk Minimization via Shield Pin Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional integrated circuit packages experience significant signal crosstalk, typically in the range of 4 to 10 percent of the aggressor amplitude, which can introduce data errors and is often mitigated by increasing signal amplitudes, leading to high power consumption and increased crosstalk.
Innovation Solution
The method involves strategic routing of signals between trace layers and pins within the package, utilizing congested and non-congested areas to minimize crosstalk by separating high frequency transmitter and receiver signals with power voltage pins acting as shields, and using different types of vias to manage parasitic capacitance, thereby reducing crosstalk without increasing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If signal amplitudes are increased to improve signal-to-noise ratio, then crosstalk resistance is improved, but power consumption increases and crosstalk to victim signals increases
Solution Approach 1:
The patent introduces power voltage pins as intermediary shield elements positioned between transmitter and receiver signals. These intermediary pins act as mediators that block electromagnetic coupling between adjacent signals, reducing crosstalk without requiring increased signal amplitudes or power consumption.
Solution Approach 2:
The patent segments the signal routing by separating transmitter and receiver signals into different physical locations within the package. By dividing the signal paths and inserting shield pins between them, the system reduces direct electromagnetic interaction, achieving better signal-to-noise ratio without increasing power.
2Reliability
If signal amplitudes are increased to overcome crosstalk noise, then signal integrity is improved, but crosstalk to victim signals increases
Solution Approach 1:
Power voltage pins are positioned as intermediary shield elements between transmitter and receiver signals to block electromagnetic coupling. This intermediary structure prevents transmitter signals from coupling into receiver signals, maintaining signal integrity without generating additional crosstalk to victim signals.
Solution Approach 2:
The patent converts the potentially harmful electromagnetic fields around power voltage pins into beneficial shield structures. By strategically placing these pins between signal paths, the electromagnetic presence of power pins is transformed into a shielding effect that protects receiver signals from crosstalk.
3Adaptability or versatility
If signals are routed through congested areas of the package, then routing flexibility is improved, but crosstalk increases
Solution Approach 1:
The patent applies different routing strategies to different regions of the package. In congested areas where signal density is high, power voltage pins are strategically positioned to provide localized shielding. This local quality approach ensures that routing flexibility is maintained in congested regions while crosstalk is controlled through targeted shield placement.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively reduces crosstalk from 4 to 10 percent to approximately 1 percent, enabling long transmission distances with low power consumption and providing a cost-efficient solution for communication problems.
Implementation Method 1
separating high frequency transmitter and receiver signals with power voltage pins acting as shields
Data Source
AI summary
A method of minimizing crosstalk in an IC package including (A) routing a first signal between first pads and a first trace layer in an congested area, (B) routing the first signal between the first and second trace layers in an non-congested area, (C) routing the first signal between the second trace layer and first pins in the non-congested area, (D) routing a second signal between second pads and the first trace layer in the congested area, (E) routing the second signal between the first and the second trace layers in the congested area and (F) routing the second signal between the second trace layer and second pins in the non-congested area, wherein (i) all of the first and second pins are arranged along a line and (ii) the first pins are offset from the second pins by a gap of at least two inter-pin spaces.