IC Package with Exposed Leads and Vertical Stacking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current integrated circuit packaging technologies face challenges in increasing density, reducing footprint, and simplifying manufacturing processes while maintaining compatibility with various packaging technologies, which limits the miniaturization and performance of portable electronic devices.
Innovation Solution
The integrated circuit package system includes a die pad with leads, an integrated circuit attached over the die pad, a connector to the integrated circuit and leads, and an encapsulant with a connection cavity that exposes portions of the leads, allowing for optional conductive material to provide electrical or mechanical connectivity to a next level system.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If multiple devices are packaged side by side in a single horizontal layer, then the packaging structure is simple, but the board size increases and density decreases
Solution Approach 1:
The patent transitions from a two-dimensional horizontal arrangement of chips to a three-dimensional vertical stacking configuration. Multiple chips are stacked vertically within a single package footprint, allowing multiple devices to occupy the same board area through the third dimension (height), thereby reducing the overall board size while maintaining or increasing device density.
Solution Approach 2:
The patent implements a nested structure where multiple chips are stacked vertically within a single package housing. Each chip is positioned at different vertical levels, with interconnect structures extending between layers. This nesting approach allows multiple devices to be contained within a compact vertical space, reducing the horizontal footprint on the circuit board.
2Reliability
If chips are individually encapsulated in molded plastic or ceramic bodies, then each chip is protected, but the manufacturing process becomes complex and time-consuming
Solution Approach 1:
The patent combines multiple individual chip encapsulation operations into a single unified packaging process. Multiple chips are stacked and encapsulated together within a single molded plastic or ceramic body, forming one integrated package. This merging of operations reduces the number of separate manufacturing steps, decreases production time, and simplifies the overall manufacturing process while still providing protection for each chip.
Solution Approach 2:
The patent performs preliminary stacking and alignment of multiple chips before the encapsulation process. The chips are pre-positioned in their vertical stack configuration with interconnect structures in place, and then the entire assembly is encapsulated in a single operation. This preliminary arrangement eliminates the need for individual encapsulation of each chip, thereby simplifying manufacturing.
3Strength
If the connection cavity is completely filled with encapsulant, then the structure is more robust, but the leads cannot be accessed for electrical connectivity
Solution Approach 1:
The patent applies local quality by creating a partial cavity within the encapsulant rather than completely filling the connection region. The encapsulant is placed around the leads and interconnect structures, but intentionally leaves an open cavity space that provides mechanical support and protection while maintaining access to the leads for electrical connectivity. This localized modification allows both structural robustness and lead accessibility.
Solution Approach 2:
The encapsulant acts as an intermediary material that provides structural support and protection to the internal components while the partial cavity allows the leads to extend through or be accessible at the package surface. The encapsulant mediates between the need for structural integrity and the need for electrical access, providing both functions simultaneously.
Data Source
AI summary
An integrated circuit package system includes a die pad with leads; attaching an integrated circuit over the die pad; attaching a connector to the integrated circuit and the leads; and forming an encapsulant, over the integrated circuit, having a connection cavity over the leads leaving an exposed portion of the leads.