IC Package Transmission Line Impedance Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current quad flat no-lead (QFN) integrated circuit packages face limitations in high-frequency performance due to impedance mismatch issues caused by mechanical and electrical connections, overmolding, and parasitic effects, which degrade signal integrity and environmental compatibility.
Innovation Solution
A controlled electrical impedance path is implemented within the integrated circuit package using a transmission line structure supported by dielectric elements and wire bonds, which compensates for parasitic capacitance and inductance, maintaining impedance matching up to 100 GHz by optimizing the geometry and materials of the package and PCB.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If traditional QFN package structures with uniform cross-section leads and overmolding are used, then manufacturing is simplified and cost is reduced, but impedance matching deteriorates at frequencies above 40 GHz due to parasitic effects and mechanical structure limitations
Solution Approach 1:
The lead structure is divided into multiple sections with different cross-sectional areas. The lead has a first cross-sectional area at the connection to the integrated circuit and a second cross-sectional area at the connection to the PCB, with at least one intermediate cross-sectional area between these connections. This segmentation allows optimization of impedance at different locations along the lead, resolving the contradiction between manufacturing simplicity and impedance matching reliability.
Solution Approach 2:
Different portions of the lead are given different geometric properties to optimize local electrical characteristics. The lead cross-sectional area varies along its length, with specific areas optimized for different functions: smaller area near the IC for lower parasitic capacitance, and larger area near the PCB for better current carrying capacity and impedance matching. This local quality approach maintains manufacturing feasibility while significantly improving high-frequency impedance matching.
2Reliability
If wirebonds are used to connect pads to leads in QFN packages, then electrical connections are achieved, but parasitic effects increase and impedance consistency deteriorates at high frequencies
Solution Approach 1:
The wirebond connection is extracted and replaced with a direct lead-to-pad contact structure. The lead itself makes direct electrical contact with the integrated circuit pad, eliminating the wirebond intermediate layer. This extraction removes the parasitic inductance and resistance introduced by wirebonds, significantly reducing harmful parasitic effects while maintaining reliable electrical connection.
Solution Approach 2:
The lead geometry is made asymmetric with respect to its cross-sectional area along its length. The lead has a non-uniform cross-section that is optimized for electrical performance, with smaller area sections near the IC pad to minimize parasitic capacitance and larger area sections toward the PCB for impedance matching. This asymmetric design reduces parasitic effects while maintaining connection reliability.
3Object-affected harmful factors
If potting material is used to seal the integrated circuit and wirebonds, then environmental protection is achieved, but dielectric characteristics degrade high-frequency performance
Solution Approach 1:
The potting material is extracted from the package structure and replaced with an air cavity design. The integrated circuit and lead connections are exposed to air rather than being embedded in dielectric potting material. This extraction eliminates the degraded dielectric characteristics that potting material introduces at high frequencies, while environmental protection is maintained through alternative sealing methods such as conformal coating or sealed package structures.
Solution Approach 2:
The package interior is filled with air, which serves as an inert environment with excellent high-frequency dielectric characteristics. Air has a dielectric constant of approximately 1.0 and minimal loss tangent, making it ideal for high-frequency operation. This inert atmospheric environment protects the electrical connections from moisture and contamination while maintaining superior high-frequency performance compared to organic potting materials.
4Strength
If large PCB bond pads are used for QFN assembly, then mechanical connection is achieved, but parasitic effects increase and impedance matching worsens
Solution Approach 1:
The PCB connection structure is segmented into multiple ground connections distributed around the package perimeter. Instead of relying on a single large bond pad, the package has multiple ground leads that connect to separate ground pads on the PCB. This segmentation reduces the parasitic capacitance of any single connection point while maintaining strong mechanical and electrical connection through the distributed ground network.
Solution Approach 2:
The connection approach transitions from a two-dimensional large pad to a three-dimensional distributed ground network. Multiple ground leads extend vertically from the package and connect to ground pads distributed across the PCB surface. This dimensional transition allows reduction of individual pad sizes while maintaining overall connection strength and reducing parasitic effects through the distributed architecture.
Data Source
AI summary
An integrated circuit package includes a transmission line structure, conductive bonds, a post and a dielectric post. The transmission line structure runs from a printed circuit board (PCB) to an integrated circuit (IC) and includes a center transmission line surrounded by ground and sealed from exposure to air. The conductive bonds connect the transmission line structure to pads on the integrated circuit from where the center transmission line exits the integrated circuit package. The first post is part of the center transmission line where the center transmission line enters the integrated circuit package from the printed circuit board. The dielectric post supports the center transmission line where the center transmission line exits the integrated circuit package to connect to the conductive bonds and compensates part of the conductive bond inductance.