Integrated Circuit Security Zone Random Misalignment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing physical unclonable functions (PUFs) in integrated circuits are sensitive to environmental variations and aging, making them unreliable for authentication, and current methods are either expensive or do not ensure high randomness in resistance distribution.

Innovation Solution

A method is introduced that secures integrated circuits by creating a random misalignment between interconnection holes at different levels using lithography equipment, generating a unique and robust interconnection structure within a security zone integrated with resistive memory cells, which is insensitive to environmental conditions and difficult to clone.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If PUFs operate at the boundaries of electronic requirements to achieve uniqueness, then identification capability is improved, but sensitivity to environmental variations increases causing reliability degradation

Engineering Contradiction:
Improveidentification reliabilityVSAvoidenvironmental sensitivity
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent converts the harmful effect of environmental variations into a beneficial unique identifier. By deliberately designing the circuit to operate in an unstable region where environmental factors (temperature, voltage, aging) cause random threshold shifts, each chip develops a unique switching behavior pattern that serves as its fingerprint. The previously harmful sensitivity becomes the source of uniqueness for authentication.

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

2Reliability

If PUFs use inherent circuit variations to generate unique responses, then cloning difficulty is improved, but volatility and intra-circuit variability increase

Engineering Contradiction:
Improveauthentication stabilityVSAvoidresponse consistency
Core Design Contradiction:
ReliabilityVSStability of the object's composition

Solution Approach 1:

The patent performs preliminary characterization during manufacturing where each chip's unique response pattern is measured and stored in a secure database before deployment. This pre-enrollment phase captures the chip's inherent variability characteristics, allowing the system to later verify authenticity by comparing operational responses against the stored reference without requiring the responses to be perfectly stable over time.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If post-processing circuits are added to PUFs to compensate for aging effects, then identification accuracy is improved, but manufacturing complexity and cost increase

Engineering Contradiction:
Improveaging resistanceVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements a self-service mechanism where the PUF circuit automatically compensates for its own aging effects. The challenge-response protocol is designed to detect drift in the unique identifier over time and dynamically adjust the challenge parameters or response thresholds to maintain authentication accuracy, eliminating the need for external calibration circuits or manual intervention.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11276652B2Method for securing an integrated circuit upon making it
Publication Date: 2022.03.15 COMMISSARIAT A LENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
  • US11276652B2 patent drawing
  • US11276652B2 patent drawing
  • US11276652B2 patent drawing

AI summary

A method for securing an integrated circuit upon making it includes the steps of delimiting said integrated circuit into a first so-called standard zone and into a second so-called security zone, and randomly misaligning in said security zone between a lower level of interconnection holes and an upper level of interconnection holes generating the formation of an interconnection structure having a random distribution of electrical contact and non-contact points. Also described is a secured integrated circuit obtainable using such a method.