IC SSO Noise Prediction via Impedance Profiles
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Predicting simultaneous switching output noise in integrated circuit devices, such as FPGAs, is complex due to numerous variables and electrical characteristics, making it difficult to accurately simulate and store results, which requires significant computational time and storage space.
Innovation Solution
A method involving user input to identify IC die, package substrate, and I/O interface, selecting noise factors and impedance, and using impedance profiles to generate noise predictions through a database-driven approach, including simulation and measurement-based noise factor storage for efficient prediction.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If complicated models and complex simulations are used to predict SSO noise, then prediction accuracy is improved, but computation time increases to days for a single scenario
Solution Approach 1:
The patent pre-calculates impedance profiles for different I/O bank configurations and stores them in a database before actual SSO noise prediction is needed. This preliminary computation of impedance characteristics allows the system to quickly retrieve and use pre-computed data during actual predictions, avoiding repeated complex simulations and reducing computation time from days to minutes while maintaining accuracy
Solution Approach 2:
The patent divides the complex SSO noise prediction problem into separate manageable components: impedance profile calculation, noise factor determination, and final SSO noise computation. Each component is handled independently with its own database storage, allowing efficient retrieval and combination of results without re-computing the entire system, thus reducing overall computation time while preserving prediction accuracy
2Adaptability or versatility
If a table holding all possible values of SSO noise is created, then prediction completeness is improved, but storage space requirements become prohibitively large
Solution Approach 1:
The patent extracts only the essential impedance profile characteristics from the full SSO noise calculation and stores these condensed profiles in a database. Instead of storing complete SSO noise values for all possible configurations, the system stores compact impedance representations that can be quickly retrieved and used to compute SSO noise for any configuration, dramatically reducing storage requirements while maintaining the ability to predict noise across all scenarios
Solution Approach 2:
The patent transforms the storage requirement from storing complete SSO noise values for every possible configuration to storing impedance profile parameters that characterize the electrical characteristics. By changing what is stored from final noise values to intermediate impedance characteristics, the system reduces storage space while preserving the ability to generate accurate predictions for any configuration through subsequent calculation
Data Source
AI summary
Predicting simultaneous switching output noise of an IC device is described. User input is obtained. The user input includes: an identification of an input/output bank of an integrated circuit die; an identification of a device package substrate to which the integrated circuit die is to be attached; and an identification of input/output interface to be used by the input/output bank. A noise factor and an impedance are selected responsive to the user input. The noise factor is multiplied with the impedance to provide a result. The result, which is output, is a prediction of the simultaneous switching output noise of the integrated circuit device.