IC Layout Tiles With Internal Signal Channels for Low-Jitter Clock Routing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Designing complex integrated circuits from scratch is impractical, and existing modular units require complex signal distribution as frequency increases, especially for clock signals, which is challenging due to noise and jitter accumulation.

Innovation Solution

The integration of modular units with internal channels and bi-directional buffers for multi-directional signal distribution, enabling efficient clock signal distribution through edge connections and abutment, reducing the need for additional buffering and noise isolation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If modular units are stitched together using buffers and latches to convey interface signals, then signal distribution capability is improved, but device complexity and noise accumulation increase

Engineering Contradiction:
Improvesignal distribution capabilityVSAvoidstitching complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The modular unit is segmented into functional blocks with a dedicated internal channel infrastructure. Each modular unit contains its own channel connections at edges and hub nodes with bi-directional buffers internally, allowing signal distribution to be handled at the modular unit level rather than requiring complex external stitching between units.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The internal channel with bi-directional buffers serves multiple functions: it distributes signals from edge connections to internal circuitry, passes signals to adjacent modular units, and provides noise isolation. This multi-functional channel infrastructure replaces multiple separate stitching components, reducing overall device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Speed

If signal frequency increases to improve performance, then processing speed is improved, but noise and jitter accumulation worsens

Engineering Contradiction:
Improvesignal frequencyVSAvoidnoise and jitter accumulation
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The internal channel acts as an intermediary between edge connections and internal circuitry, and between adjacent modular units. It includes dedicated hub nodes with bi-directional buffers that isolate and condition signals, preventing noise and jitter from accumulating as signals are distributed throughout the integrated circuit at high frequencies.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Manufacturing precision

If fully-routed design files are used to improve predictability, then manufacturing precision is improved, but adaptability to different processes worsens

Engineering Contradiction:
ImprovepredictabilityVSAvoidprocess independence
Core Design Contradiction:
Manufacturing precisionVSAdaptability or versatility

Solution Approach 1:

The patent provides a localized channel infrastructure template that can be instantiated in different modular units. Each modular unit has standardized edge connections and hub nodes with bi-directional buffers, providing predictable local signal distribution characteristics while allowing the overall design to be adapted to different manufacturing processes through hierarchical composition.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution simplifies clock tree routing, provides built-in noise suppression, and flexible design, reducing jitter and noise accumulation, while allowing for efficient assembly of multiple modular units with minimal additional components and cost.

Implementation Method 1

a hub node coupled to each edge connection by a respective bi-directional buffer having an incoming buffer and an outgoing buffer with at least one of the incoming and outgoing buffers disabled, the bi-directional buffers cooperating to steer a signal from a selectable one of the edge connections to one or more of the other edge connections

Methodology Applied
Scientific EffectBuffer control:

Data Source

PatentUS10855278B1IC layout tiles with internal channel for signal distribution
Publication Date: 2020.12.01 CREDO TECHNOLOGY GROUP LTD
  • US10855278B1 patent drawing
  • US10855278B1 patent drawing
  • US10855278B1 patent drawing

AI summary

Modular layout design units are provided with an internal channel for multi-directional distribution of a shared signal. In one illustrative embodiment, an integrated circuit includes: one or more modular units, each modular unit having an internal channel for signal distribution. The internal channel possesses: an edge connection on each edge of the modular unit; a hub node coupled to each edge connection by a respective bi-directional buffer having an incoming buffer and an outgoing buffer with at least one of the incoming and outgoing buffers disabled, the bi-directional buffers cooperating to steer a signal from a selectable one of the edge connections to one or more of the other edge connections; and a tap providing the signal for use by internal circuitry of the modular unit.