Idle Aggregation Unit for IC Power Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuits face challenges in effectively managing power consumption, particularly in systems that operate on battery power, as existing methods like clock gating and power gating do not fully optimize dynamic power savings by not considering the idleness of all functional units simultaneously.

Innovation Solution

A system and method that includes an idle aggregation unit to coordinate the idleness of multiple functional units, asserting idle requests and acknowledgments to gate the clock signal only when all units are idle, preventing unnecessary power consumption and allowing for dynamic power savings.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If clock gating is applied to individual functional units independently, then dynamic power savings are achieved in those units, but overall power optimization is suboptimal because idle aggregation across all units is not considered

Engineering Contradiction:
Improvepower consumptionVSAvoididle management complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent merges the idle detection and clock gating control of multiple functional units into a single unified idle aggregation unit. This unit aggregates idle signals from all functional units and generates a single clock gating control signal when all units are idle, thereby achieving system-wide power optimization without requiring complex independent control logic for each unit.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The idle aggregation unit acts as an intermediary between individual functional units and the clock gating mechanism. It receives idle indications from functional units, processes the aggregated idle status, and controls the clock signal distribution accordingly, simplifying the overall control architecture while enabling coordinated power management.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Use of energy by moving object

If power gating is applied to a gated power domain, then additional power savings are achieved, but the system cannot respond quickly enough when individual functional units become active again

Engineering Contradiction:
Improvepower savingsVSAvoidresponse time
Core Design Contradiction:
Use of energy by moving objectVSSpeed

Solution Approach 1:

The patent segments the power management approach by applying clock gating at the functional unit level rather than gating entire power domains. This allows individual functional units to be independently controlled - clock signals can be gated to specific idle units while keeping other units active, enabling faster response when any unit becomes active without the latency of power domain wake-up sequences.

Inventive Principle:
Principle #1Segmentation

3Loss of energy

If clock signals are gated to idle synchronous circuitry, then dynamic power consumption is reduced, but system-wide coordination of idle states is lost

Engineering Contradiction:
Improvedynamic power consumptionVSAvoidsystem-wide idle coordination
Core Design Contradiction:
Loss of energyVSExtent of automation

Solution Approach 1:

The idle aggregation unit implements feedback by continuously monitoring idle indication signals from all functional units and adjusting the clock gating control accordingly. When any functional unit transitions from idle to active state, its idle indication changes, triggering the idle aggregation unit to remove clock gating from all units, ensuring system-wide coordination of idle states while maintaining dynamic power savings.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS9529405B2Subsystem idle aggregation
Publication Date: 2016.12.27 APPLE INC
  • US9529405B2 patent drawing
  • US9529405B2 patent drawing
  • US9529405B2 patent drawing

AI summary

A system and method for managing idleness of functional units in an IC is disclosed. An IC includes a subsystem having a number of functional units and an idle aggregation unit. When a particular functional unit determines that it is idle, it may assert an idle indication to the idle aggregation unit. When the respective idle indications are concurrently asserted for all of the functional units, the idle aggregation unit may assert and provide respective idle request signals to each of the functional units. Responsive to receiving an idle request unit, a given functional unit may provide an acknowledgement signal to the idle aggregation unit if no transactions are incoming. If all functional units have concurrently asserted their respective acknowledgement signals, the idle aggregation unit may provide an indication of the same to a clock gating unit, which may then gate the clock signal(s) received by the functional units.