IEC Logic Cells With Vertical Magnetic Coupling at Sub-50 Nm

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Ferromagnetic logic devices face challenges in maintaining magnetic state at room temperatures due to increased susceptibility to thermal noise when scaled down to sub-50 nm, leading to soft errors and loss of information, as the reduced energy barriers make them prone to random state flips.

Innovation Solution

The implementation of Interlayer Exchange Coupling (IEC) logic cells using ferromagnetic layers separated by a thin non-magnetic spacer layer to generate anti-ferromagnetic coupling, allowing for reliable operation at room temperatures by enhancing coupling energy beyond thermal noise and enabling scalable nanomagnetic logic operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Volume of moving object

If dipole coupled nanomagnets are scaled down to sub 50 nm, then device size is reduced, but energy barriers are reduced leading to increased susceptibility to soft errors from thermal noise

Engineering Contradiction:
Improvenanomagnet sizeVSAvoidmagnetic state stability
Core Design Contradiction:
Volume of moving objectVSReliability

Solution Approach 1:

The patent transitions from lateral dipole coupling in a single plane to vertical interlayer exchange coupling across multiple layers separated by a thin spacer. This dimensional change from 2D lateral coupling to 3D vertical coupling enables stronger coupling energy that can maintain magnetic state stability even when nanomagnet size is reduced to sub-50 nm, thereby resolving the contradiction between miniaturization and reliability.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent employs a composite structure consisting of two ferromagnetic layers separated by a non-magnetic spacer layer. This composite configuration enables interlayer exchange coupling (IEC) where the coupling energy between the layers provides enhanced stability to the magnetic states, allowing reliable operation at room temperature even with reduced nanomagnet dimensions.

Inventive Principle:
Principle #40Composite materials

2Device complexity

If dipole coupled nanomagnets are scaled down to sub 50 nm, then device complexity is reduced, but coupling energy becomes insufficient to overcome thermal noise at room temperature

Engineering Contradiction:
Improvenanomagnet structureVSAvoidcoupling energy
Core Design Contradiction:
Device complexityVSUse of energy by moving object

Solution Approach 1:

By moving from lateral to vertical coupling geometry, the patent achieves much stronger coupling energy density. The interlayer exchange coupling across a thin spacer provides sufficient coupling energy to overcome thermal noise at room temperature, while the overall device structure remains relatively simple and scalable.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent changes the coupling mechanism parameter from dipole-dipole interaction to interlayer exchange coupling, and adjusts the spacer layer thickness to optimize the coupling strength. This parameter change enables achieving the required coupling energy with simple, scalable device structures that can be manufactured using standard thin-film deposition techniques.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If ferromagnetic layers are separated by a very thin non-magnetic material for GMR effect, then anti-ferromagnetic coupling is achieved, but manufacturing precision requirements increase

Engineering Contradiction:
Improveanti-ferromagnetic couplingVSAvoidspacer layer thickness
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent optimizes the spacer layer thickness parameter to a specific range that balances two requirements: thin enough to enable strong interlayer exchange coupling and anti-ferromagnetic effects, but thick enough to be manufacturable with standard techniques. This parameter optimization reduces the manufacturing precision burden while maintaining the desired magnetic coupling properties.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The non-magnetic spacer layer acts as an intermediary that mediates the magnetic coupling between the two ferromagnetic layers. By carefully selecting the spacer material and thickness, the patent achieves the desired coupling strength and anti-ferromagnetic effect without requiring extreme manufacturing precision, as the spacer provides a controlled interface between the layers.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

IEC logic cells achieve reliable logic operations for gates like AND, OR, and NAND at room temperatures by maintaining magnetic state stability and reducing soft errors through anti-ferromagnetic coupling, enabling scalable nanomagnetic logic devices with improved data retention.

Implementation Method 1

a thin spacer layer sufficient to invoke a Giant MagnetoResistive (GMR) effect with anti-ferromagnetic response to an adjacent magnetic field

Methodology Applied
Scientific EffectGiant MagnetoResistive (GMR) effect: Magnetoresistance

Data Source

PatentUS11101800B1Interlayer exchange coupling logic cells
Publication Date: 2021.08.24 CEREMORPHIC INC
  • US11101800B1 patent drawing
  • US11101800B1 patent drawing
  • US11101800B1 patent drawing

AI summary

An NAND or NOR logic device has multiple layers of ferromagnetic material separated from each other by non-magnetic layers of electrically conductive material of atomic thickness, sufficient to generate anti-magnetic response in a magnetized layer. The anti-magnetic response in a layer below a layer magnetized with a polarity is summed in a region which is coupled to an output, the output generating at least one of a NAND, or NOR logic function on applied input magnetization.