IGZO Thin-Film Transistor Surface Doping for Higher Current Density

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing methods for increasing the current density of indium gallium zinc oxide (IGZO) thin films face challenges such as complex processes, high costs, and surface damage, which restrict the performance of high-mobility IGZO thin film transistors.

Innovation Solution

A method involving a spin-on dopant process to dope group V impurities on the surface of the IGZO layer, combined with a solution process for forming the transistor layers, which avoids surface damage and enhances channel carrier concentration, thereby increasing working current density.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If conventional doping methods are used to increase current density, then working current density is improved, but surface damage and process complexity increase

Engineering Contradiction:
Improveworking current densityVSAvoidsurface damage
Core Design Contradiction:
PowerVSObject-affected harmful factors

Solution Approach 1:

The patent replaces conventional mechanical/physical doping methods (such as ion implantation or sputtering) with a chemical solution-based doping approach. The IGZO layer is doped by immersing it in a dopant solution containing group V elements, allowing dopant atoms to diffuse into the surface without causing mechanical damage or requiring complex vacuum equipment. This substitution resolves the contradiction by achieving effective doping while avoiding surface damage associated with traditional methods.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent changes the doping parameters by using solution-based doping at low temperatures with controlled dopant concentration. By adjusting the dopant solution composition, immersion time, and temperature, the doping process achieves high current density without the high energy input that causes surface damage in conventional methods. This parameter optimization resolves the contradiction between achieving high power output and avoiding harmful surface effects.

Inventive Principle:
Principle #35Parameter changes

2Power

If conventional doping methods are used to increase current density, then working current density is improved, but manufacturing cost and process complexity increase

Engineering Contradiction:
Improveworking current densityVSAvoidprocess complexity
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The patent replaces complex mechanical doping systems (ion implantation equipment, sputtering chambers) with a simple solution-based doping process. The doping is achieved by immersing the IGZO layer in a dopant solution, which can be performed in standard laboratory or manufacturing environments without requiring sophisticated vacuum or plasma equipment. This substitution dramatically reduces process complexity while maintaining effective doping to achieve high current density.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent uses inexpensive dopant solutions that can be prepared from common chemical precursors. The solution-based doping process consumes minimal materials and can be performed in simple containers, eliminating the need for expensive specialized equipment. This approach reduces manufacturing cost and simplifies the process while still achieving the desired increase in working current density through effective dopant incorporation.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

3Ease of manufacture

If solution process is used to form IGZO layer, then manufacturing cost is reduced, but manufacturing precision may be affected

Engineering Contradiction:
Improvemanufacturing costVSAvoidfilm quality
Core Design Contradiction:
Ease of manufactureVSManufacturing precision

Solution Approach 1:

The patent optimizes the solution process parameters including precursor composition, solution concentration, deposition temperature, and annealing conditions. By carefully controlling these parameters, the solution-based method produces IGZO layers with high crystallinity, uniform thickness, and low defect density. This parameter optimization resolves the contradiction by achieving manufacturing precision comparable to conventional methods while maintaining the cost advantages of solution processing.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent incorporates preliminary surface treatment and controlled annealing steps in the solution process to ensure high film quality. The substrate surface is pre-treated to enhance adhesion and uniformity, and the deposited IGZO layer undergoes controlled annealing to improve crystallinity and reduce defects. These preliminary actions resolve the contradiction by ensuring high manufacturing precision is achieved through the solution process without requiring additional complex steps.

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The method achieves high working current density and structural stability in IGZO thin film transistors through a cost-effective, damage-free process suitable for mass production using roll-to-roll and printed electronics technology.

Implementation Method 1

doping group V impurities in a surface of the IGZO layer by a spin-on dopant process

Methodology Applied
Scientific EffectSpin coating: Spin Coating

Data Source

PatentUS12550378B2IGZO thin-film transistor and method for manufacturing same
Publication Date: 2026.02.10 CSMC TECH FAB2 CO LTD
  • US12550378B2 patent drawing
  • US12550378B2 patent drawing

AI summary

An IGZO thin-film transistor and a method for manufacturing same. The method includes: acquiring a substrate; forming an IGZO layer on the substrate by a solution process; doping V impurities on a surface of the IGZO layer by a spin doping process; forming a source electrode at one side of the IGZO layer, and forming a drain electrode at the other side; forming a gate dielectric layer on the doped IGZO layer; and forming a gate electrode on the gate dielectric layer.