III-Nitride Schottky Diode Vertical Heterostructure for ESD Footprint Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Group III-Nitride diodes with low on-resistance tend to be area-intensive, making them challenging for dimensional scaling in integrated circuits, which is necessary for effective electrostatic discharge (ESD) protection and high voltage power management.
Innovation Solution
The integration of III-N heterojunction diodes with a specific structure, including a substrate, buffer layer, channel layer, polarization layer, and anode/cathode configuration, reduces the footprint by utilizing a 2D charge carrier sheet and optimizing the lattice match and doping levels to enhance carrier mobility and reduce on-resistance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If III-N diodes are designed with low on-resistance, then ESD protection capability is improved, but device area increases
Solution Approach 1:
The patent transitions from planar diode structures to vertically stacked three-dimensional heterojunction structures. By stacking multiple functional layers (buffer layer, channel layer, polarization layer, barrier layer, capping layer) vertically, the device achieves enhanced ESD protection capability through increased breakdown voltage while maintaining a compact footprint. The vertical dimension allows multiple interfaces to be stacked within a small planar area, effectively resolving the contradiction between protection capability and device area.
Solution Approach 2:
The patent employs composite heterostructure materials consisting of different III-N compounds (GaN, AlGaN, InAlN) with distinct bandgap energies and material properties. Each layer is engineered with specific composition and thickness to optimize carrier transport, field distribution, and breakdown characteristics. This composite material approach enables simultaneous achievement of low on-resistance and high breakdown voltage without requiring large device area.
2Productivity
If III-N diodes are scaled down dimensionally, then integration density is improved, but on-resistance increases
Solution Approach 1:
The vertically stacked heterostructure architecture allows the diode to achieve low on-resistance through the vertical transport path rather than relying on lateral current flow. The multiple quantum well structures and polarization-induced 2D electron gas layers provide high-mobility conduction channels that maintain low resistance even when the device footprint is reduced for higher integration density.
Solution Approach 2:
The patent utilizes polarization-induced electric fields and piezoelectric effects to modulate carrier concentration and mobility in the channel layer. By controlling the composition gradients and thickness of the polarization and barrier layers, the device achieves enhanced carrier accumulation at the heterojunction interfaces, maintaining low on-resistance despite dimensional scaling. The delta-doping layers further optimize carrier concentration profiles to minimize resistance.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables more compact and efficient ESD protection and high voltage management, allowing for smaller, more scalable integrated circuit devices while maintaining high breakdown voltages and carrier mobility.
Implementation Method 1
a conducting region in the first layer in direct contact to the cathode and conductively connected to the anode, wherein the conducting region is formed by polarization fields of a second layer
Data Source
AI summary
A Group III-Nitride (III-N) device structure is provided which comprises: a heterostructure having three or more layers comprising III-N material, an anode within a recess that extends through two or more of the layers, wherein the anode is in electrical contact with the first layer, a cathode comprising donor dopants, wherein the cathode is on the first layer of the heterostructure; and a conducting region in the first layer in direct contact to the cathode and conductively connected to the anode. Other embodiments are also disclosed and claimed.