Image Capture Accelerator Bypassing ISP Bandwidth Limits

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Image Signal Processing (ISP) ASICs in digital camera systems face bandwidth limitations and excessive power usage, hindering the ability to effectively process image sensor frames at high resolutions and frame rates.

Innovation Solution

An image capture accelerator (ICA) is introduced to bypass traditional ISP processing, incorporating a pre-processing engine and compression engine to accelerate image data processing, allowing for higher bandwidth and reduced power consumption by operating in accelerated modes for high-frame-rate and high-resolution image capture.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If traditional ISP processing is used, then image processing capability is provided, but bandwidth limitations and excessive power usage occur

Engineering Contradiction:
Improvepower consumptionVSAvoidimage processing capability
Core Design Contradiction:
Use of energy by moving objectVSProductivity

Solution Approach 1:

The image processing system is segmented into two distinct paths: a first path for capturing first images at normal processing throughput, and a second path for capturing second images at accelerated processing throughput. This segmentation allows the system to distribute processing loads and optimize power consumption based on capture requirements

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

An image capture accelerator is introduced as an intermediary component between the image sensor and the ISP. This accelerator handles pre-processing tasks for the second image capture path, reducing the processing burden on the ISP and enabling accelerated throughput with lower power consumption

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If image sensor captures at higher resolutions and frame rates, then capture capability is improved, but ISP bandwidth limitations prevent effective processing

Engineering Contradiction:
Improvecapture rateVSAvoidprocessing speed
Core Design Contradiction:
ProductivityVSSpeed

Solution Approach 1:

The image capture accelerator performs preliminary processing actions on captured image data before it reaches the ISP. By conducting pre-processing operations in advance, the system can handle high-resolution and high-frame-rate captures without overwhelming the ISP's processing capacity

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The processing system is divided into two paths with different throughput capabilities. The second path is specifically designed for high-speed capture scenarios, using the image capture accelerator to maintain high processing speeds that match the image sensor's capture rate

Inventive Principle:
Principle #1Segmentation

3Ease of operation

If ISP processes all image data, then comprehensive processing is achieved, but power consumption exceeds battery capacity

Engineering Contradiction:
Improveprocessing completenessVSAvoidpower consumption
Core Design Contradiction:
Ease of operationVSUse of energy by moving object

Solution Approach 1:

The system dynamically switches between two processing paths based on capture requirements. For standard captures, the first path is used; for high-speed captures, the second path with the image capture accelerator is activated. This dynamic adaptation ensures processing completeness while optimizing power consumption to remain within battery capacity

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The image capture accelerator serves as an intermediary that handles specific processing tasks for the second capture path, reducing the overall power consumption burden on the ISP while maintaining comprehensive processing capability

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10089710B2Image capture accelerator
Publication Date: 2018.10.02 GOPRO INC
  • US10089710B2 patent drawing
  • US10089710B2 patent drawing
  • US10089710B2 patent drawing

AI summary

An image capture accelerator performs accelerated processing of image data. In one embodiment, the image capture accelerator includes accelerator circuitry including a pre-processing engine and a compression engine. The pre-processing engine is configured to perform accelerated processing on received image data, and the compression engine is configured to compress processed image data received from the pre-processing engine. In one embodiment, the image capture accelerator further includes a demultiplexer configured to receive image data captured by an image sensor array implemented within, for example, an image sensor chip. The demultiplexer may output the received image data to an image signal processor when the image data is captured by the image sensor array in a standard capture mode, and may output the received image data to the accelerator circuitry when the image data is captured by the image sensor array in an accelerated capture mode.