Image Processing Device Clock Frequency Controller

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing image processing devices experience significant current fluctuations and voltage instability when switching between operational and non-operational states due to abrupt changes in clock frequency, leading to potential malfunctions.

Innovation Solution

Incorporating a clock frequency controller that gradually adjusts the clock frequency during the valid period by increasing it before the start and decreasing it before the end of the valid period, using a data buffer to manage data reading speed and stabilize voltage levels.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If the clock is stopped outside the valid period to reduce power consumption, then power consumption is reduced, but current fluctuates greatly when switching from non-valid period to valid period

Engineering Contradiction:
Improvepower consumptionVSAvoidvoltage stability
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The clock frequency is gradually increased from a low frequency to a high frequency before the valid period starts, and gradually decreased after the valid period ends. This preliminary gradual transition prevents abrupt current changes when switching between stopped and operating states, thereby reducing voltage fluctuations while maintaining power consumption benefits.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The clock frequency is made dynamic by implementing gradual frequency transition instead of abrupt switching. The frequency changes continuously from low to high before the valid period and from high to low after the valid period, creating a smooth current transition that prevents voltage instability.

Inventive Principle:
Principle #15Dynamics

2Use of energy by moving object

If the clock frequency is abruptly changed when switching between operating and non-operating states, then power consumption is reduced, but voltage fluctuation occurs causing potential malfunction

Engineering Contradiction:
Improvepower consumptionVSAvoidvoltage fluctuation
Core Design Contradiction:
Use of energy by moving objectVSObject-affected harmful factors

Solution Approach 1:

The clock frequency transition begins before the valid period starts and continues after it ends, preparing the system gradually for state changes. This preliminary gradual frequency adjustment prevents sudden current changes that cause voltage fluctuations, while still achieving power consumption reduction through clock stopping.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The gradual frequency transition acts as a cushioning mechanism that absorbs the shock of state switching. By spreading the frequency change over time before and after the valid period, the system prevents abrupt current changes and their harmful voltage fluctuations.

Inventive Principle:
Principle #11Beforehand cushioning (Prior cushioning)

Data Source

PatentUS11153478B2Image processing device
Publication Date: 2021.10.19 OLYMPUS CORPORATION(JP)
  • US11153478B2 patent drawing
  • US11153478B2 patent drawing
  • US11153478B2 patent drawing

AI summary

An image processing device includes: an image sensor; a data buffer; an imaging interface part configured to read image data from the image sensor, generate an imaging signal, and write the generated imaging signal to the data buffer; an imaging processor configured to read out the imaging signal written in the data buffer and perform image processing; a synchronization signal generator configured to generate a synchronization signal synchronized with the image sensor; and a clock frequency controller configured to control a clock frequency of a clock input to the imaging processor on the basis of the synchronization signal, wherein the clock frequency controller is configured to change the clock frequency after a start of a valid period of the synchronization signal.