Stacked Image Sensor Bus Interface for Flexible External Access
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current imaging devices lack the flexibility to operate independently with varying external devices, particularly in terms of system clock synchronization, which limits their operational freedom and compatibility.
Innovation Solution
The imaging device employs a bus interface to perform communication using first address information with external devices, allowing for increased operational freedom by managing memory operations and data transmission through a bidirectional bus system, enabling dynamic address switching and signal processing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the imaging device uses a fixed communication interface with external devices, then the system clock synchronization is maintained, but the operational freedom and compatibility with diverse external devices are limited
Solution Approach 1:
The bus interface is designed to perform multiple functions: it can operate in both synchronous mode (for clock-synchronized external devices) and asynchronous mode (for independent external devices). The interface includes a mode selection mechanism that allows it to adapt its communication protocol based on the external device type, making a single interface serve universal purposes rather than requiring separate dedicated interfaces for different device types.
Solution Approach 2:
The bus interface dynamically switches between synchronous and asynchronous communication modes based on the operational requirements and the type of external device being accessed. This dynamic adaptability allows the imaging device to maintain optimal performance with different external devices without requiring fixed, device-specific interface configurations, thereby resolving the contradiction between versatility and complexity.
2Ease of operation
If the imaging device uses synchronous communication with external devices, then the system clock synchronization is maintained, but the operational freedom is reduced
Solution Approach 1:
The communication interface dynamically adapts its synchronization mode based on the operational context. When high reliability and data consistency are required, synchronous mode is used. When operational freedom and flexibility are prioritized, asynchronous mode is activated. This dynamic switching resolves the contradiction by allowing the system to optimize for either reliability or operational freedom depending on the specific operational requirements.
Solution Approach 2:
The interface can change its operational parameters (synchronization state, communication protocol, data transfer timing) based on the mode selection. This parameter flexibility allows the system to maintain clock synchronization when needed while also enabling independent operation when operational freedom is prioritized, effectively resolving the contradiction between these two opposing requirements.
3Adaptability or versatility
If the bus interface performs communication with external devices using address information, then the data transfer flexibility is improved, but the data transfer load increases
Solution Approach 1:
The address space is segmented into different regions, each dedicated to specific types of external devices or communication modes. This segmentation allows the bus interface to efficiently route communication to the appropriate device or mode without requiring comprehensive address translation for all devices, thereby maintaining data transfer flexibility while reducing the overall processing load associated with address management and data transfer protocols.
Data Source
Figure 1
Figure 2
Figure 3~4
AI summary
An imaging device according to the present disclosure includes: a plurality of pixels; a memory unit; a memory control unit; and a bus interface. The plurality of pixels is formed in any of a plurality of semiconductor substrates that is stacked. The plurality of pixels is each configured to perform photoelectric conversion. The memory unit is formed in any of the plurality of semiconductor substrates. The memory unit is configured to store image data generated on the basis of a result of the photoelectric conversion. The memory control unit is formed in any of the plurality of semiconductor substrates. The memory control unit is configured to perform a read operation on the basis of first internal address information. The read operation is for reading, from the memory unit, image data corresponding to the first internal address information among pieces of the image data. The bus interface is formed in any of the plurality of semiconductor substrates. The bus interface is configured to perform communication for first address information with an external device, supply the memory control unit with the first internal address information, and transmit the image data read by the memory control unit to the external device.