Image Sensor Feature Detection Circuit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional image sensors require post-processing by computer units for feature detection, which is inefficient and resource-intensive, as feature points are detected and compared using software methods, lacking real-time processing capabilities for high uniqueness and accuracy in image matching.
Innovation Solution
An image sensor integrating arithmetic logic into its digital signal processing circuit, including corner detection, response calculation, and non-maximum suppression logic, enables real-time feature detection and tracking, allowing for efficient detection and matching of feature points within the sensor itself.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If feature detection is performed using software methods on output images, then flexibility and adaptability are maintained, but processing speed and real-time performance deteriorate
Solution Approach 1:
The patent merges the feature detection function with the image sensor by integrating arithmetic logic units directly into the sensor's digital signal processing circuit. This combination allows the sensor to perform corner detection, calculate corner response values, and execute non-maximum suppression operations internally, transforming the sensor from a simple image capture device to an intelligent processing unit that delivers real-time feature detection results without relying on external software processing.
2Adaptability or versatility
If feature detection is performed using software methods on output images, then computational flexibility is maintained, but resource consumption and processing efficiency worsen
Solution Approach 1:
The patent combines feature detection capabilities directly within the image sensor's digital signal processing circuit by integrating corner detecting arithmetic logic, corner response arithmetic logic, and non-maximum suppression arithmetic logic. This integration enables the sensor to perform feature detection operations internally, significantly improving processing efficiency and reducing the computational burden on external devices while maintaining the flexibility to detect various feature points.
3Speed
If arithmetic logic is integrated into the digital signal processing circuit, then real-time feature detection capability is improved, but device complexity increases
Solution Approach 1:
The patent segments the feature detection function into three distinct arithmetic logic units within the digital signal processing circuit: corner detecting arithmetic logic for identifying corner coordinates, corner response arithmetic logic for calculating response values, and non-maximum suppression arithmetic logic for filtering results. This segmentation allows each unit to perform its specific function efficiently while maintaining overall system manageability and real-time processing capability.
4Device complexity
If feature detection is performed externally using computer units, then device simplicity is maintained, but processing accuracy and uniqueness of feature points deteriorate
Solution Approach 1:
The patent integrates corner detection arithmetic logic, corner response calculation logic, and non-maximum suppression logic directly into the image sensor's digital signal processing circuit. This integration ensures that feature point detection is performed with high precision at the source, capturing corner coordinates and response values with accurate uniqueness that external processing cannot achieve, thereby improving measurement precision while maintaining a relatively simple overall system architecture.
Data Source
AI summary
There is provided an image sensor including a light sensitive device and a digital signal processing circuit. The light sensitive device is configured to output a digital image. The digital signal processing circuit is configured to detect at least one feature point in the digital image and calculate a feature point coordinate of the at least one feature point.