Image Sensor Control Block Layout With Reversed Well Sharing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing image capturing apparatuses face inefficiencies in layout design, particularly in the arrangement of control blocks and pixel blocks, which affects the overall performance and area efficiency of the device.

Innovation Solution

The image capturing device incorporates a signal processing chip with control blocks arranged in a reversed manner relative to each other, both vertically and horizontally, to improve layout efficiency and reduce the need for well isolation regions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If control blocks are arranged in a conventional manner, then the layout is simple, but the area efficiency is low due to the need for well isolation regions between adjacent control blocks

Engineering Contradiction:
Improvearea efficiencyVSAvoidlayout complexity
Core Design Contradiction:
Area of stationary objectVSDevice complexity

Solution Approach 1:

The patent applies asymmetry by reversing the arrangement of components within adjacent control blocks. Specifically, the second control block is arranged in reverse order compared to the first control block, allowing asymmetric sharing of well regions between adjacent blocks. This asymmetric arrangement eliminates the need for well isolation regions while maintaining functional integrity, thereby improving area efficiency without significantly increasing layout complexity

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The patent merges well regions between adjacent control blocks by arranging them in reverse order. The well region in the first control block can be shared with the second control block, and vice versa. This merging of previously separate well regions eliminates the need for isolation regions, directly improving area efficiency while the reverse arrangement pattern keeps the merging systematic and manageable

Inventive Principle:
Principle #5Merging (Combining)

2Reliability

If well isolation regions are provided between adjacent control blocks, then interference between blocks is prevented, but the overall device area increases

Engineering Contradiction:
Improvesignal processing reliabilityVSAvoiddevice area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The asymmetric reverse arrangement of control blocks allows well regions to be shared between adjacent blocks without causing interference. The reversal creates a pattern where well regions that would traditionally need isolation are now positioned to be naturally separated by the reverse arrangement itself, maintaining signal processing reliability while eliminating the need for additional isolation regions and reducing device area

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The patent extracts and eliminates the well isolation regions from the conventional design. By removing these isolation regions and implementing reverse arrangement, the design achieves both interference prevention through asymmetric positioning and area reduction, as the isolation regions are completely removed rather than minimized

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS12225313B2Image capturing device and image capturing apparatus
Publication Date: 2025.02.11 NIKON CORP
  • US12225313B2 patent drawing
  • US12225313B2 patent drawing
  • US12225313B2 patent drawing

AI summary

An image capturing device including a pixel chip having pixel blocks each including one or more pixels; and a signal processing chip having a first control block including a first converting unit for converting a signal from a pixel in at least a first pixel block into a digital signal, and a first storage unit storing the digital signal, and a second control block next to the first control block in a column direction and including a second converting unit for converting a signal from a pixel included in at least a second pixel block into a digital signal, and a second storage unit storing the digital signal, wherein the second converting unit and the second storage unit in the second control block are reversed vertically to the first converting unit and the first storage unit in the first control block.